

Hot Topics in Electrodeposition

The hard work of three leading researchers was recently interrupted when I asked them to ponder the following question: "What, in your view, is an exciting, major development in electrodeposition over the last five years?" Believe it or not, they each had a different answer! Many thanks to Andy Gewirth, Panos Andricacos, and Jay Switzer for sharing their perspectives. —jd

by Andrew A. Gewirth, Panos C. Andricacos, and Jay A. Switzer, with John O. Dukovic, editor

Scanning-Probe Microscopes in Electrodeposition

by Andrew A. Gewirth

One of the most exciting developments in electrodeposition over the last five years has been the use of scanning probe microscopes (SPM) to study, characterize, and affect this process. Electrodeposition creates metallic and semiconductor deposits with surfaces of varying properties and structure. SPM is exquisitely sensitive to the structure of surfaces at many levels. For years, studies of electrodeposition involved the analysis of electrochemical transients coupled with visual, spectroscopic, or electron microscopic analysis. From these somewhat indirect measurements, the growth and structure of the deposit were inferred. With the invention of scanning probe microscopes and their subsequent use to study electrochemical processes (1), textures and growth processes once only inferred are now directly visualized. As recently as five years ago, SPMs were only beginning to be used to study electrochemical processes. Now SPMs are ubiquitous in electrochemical laboratories — and no more so than in laboratories where electrodeposition is studied.

The advantages of using SPM to study electrodeposits are many. First, SPMs provide very accurate information about the topology of the deposit. This topology or height function is an important component of any subsequent modeling of the growth of the surface. The detail available from SPMs is evident in the series of images shown in Fig. 1



(2). The images show the evolving structure of a Cu electrodeposit on a gold surface in a plating bath containing trace amounts of an organic additive. The images show that in this particular case, growth starts at step edges and grows onto the terraces of the substrate.

The second advantage of SPM is that the measurement can be performed




FIG. 1. In-situ STM images taken before (a) and during (b) - (e) bulk copper deposition onto a gold film in 0.1 M H_2SO_4 + 50 $\mu M CuSO_4$ + 25 μM crystal violet. The copper deposit decorates the step edges.

with the growing electrodeposit still in solution. This eliminates problems with oxide or other interfering species that may form on the surface following emersion from solution. Third, the SPM can obtain atomic resolution so detailed structures on the surface can be seen. This has allowed workers in the area to examine the texture of the




FIG. 2. In-situ AFM image of a Cu(110) surface in a $HClO_4$ solution (pH=2.45) showing a single 60-nm-high feature formed by enhanced deposition of Cu onto the surface following high-force scanning in the central area during Cu deposition.

deposit with high resolution to see hitherto unresolved detail. An example here would be the recent observation of the growth of linear monolayer Ni deposits on Au(111) (3).

Finally, the probe microscopies can actually manipulate surface structures. FIGURE 2 shows a result from our group using an AFM tip to remove passivating agents in a particular location and nucleate Cu growth at that site (4). There have also been a large number of examples of small structure fabrication using SPM (5). The hope is to fabricate uniquely small features which may be useful as sensors, in electronic applications, or as catalysts.

The ability to visualize the electrodeposit growth process and to examine with high resolution the effects of additives and other parameters makes possible an efficient feedback mechanism. This mechanism is important not only for understanding what present electrodeposition technology can do, but also for designing new technology for the future. ■

Electroplated Copper Wiring on IC Chips

by Panos C. Andricacos

Heralded as a “major breakthrough” in *The New York Times* (Sep. 22, 1997) and a “dazzling technical advance” by *Time* magazine (Oct. 10, 1997), the change from aluminum to copper in semiconductor interconnect technology is promising to deliver better and cheaper chips and, in the long run, permeate the entire semiconductor industry. And electroplating has a good chance of being the preferred method for depositing copper, as indicated in reports from several sources, making this perhaps one of the most significant events in electrodeposition technology in recent years (6,7).

Use of copper as the interconnect conductor enables a decrease in the number of metal layers needed for the optimal operation of chips, especially if combined with an insulator that has a lower dielectric constant than silicon dioxide used presently. Because of its superior resistance to electromigration, copper wiring permits higher current densities without failure and therefore higher reliability. Finally, “Dual-Damascene processing” makes it possible to fabricate a via and a line level simultaneously; this and the aforementioned advantages of copper lead not only to superior chip performance, but also to potentially lower-cost manufacturing processes (8).

Dual-Damascene processing and the overriding need of a barrier (Fig. 3) to prevent copper from contaminating the insulator as well as reaching the underlying semiconductor devices (6,9,10) confront the electrochemist—as well as anyone attempting to deposit the copper metal—with the difficult task of providing a completely filled structure, one

in which voids (and possibly subsequent entrapment of electrolyte) are completely absent. We have found that of all the methods of copper deposition, which include physical and chemical vapor deposition as well as electroless and electrolytic plating, the last appears to have produced consistently (6,10,11) the best results (Fig. 4) and is well on its way to being a process of great significance in semiconductor manufacturing. Damascene plating constitutes a radical deviation from the more traditional plating-through-mask technology that has been used in the manufacture of disk




Fig. 3. Schematic depiction of a dual Damascene structure immediately prior to copper electroplating; arrows indicate direction of growth of the plated copper.

drives and other computer components, and places emphasis on aspects of plating technology (such as microthrowing power) that have never before received the scrutiny of a semiconductor manufacturing environment.

It is only a matter of speculation what kinds of changes the implementation of copper plating in the semicon-




Fig. 4. SEM view of IBM's first-to-market six level copper interconnect technology (courtesy of IBM Microelectronics, <http://www.chips.ibm.com/sa27/images/iso7.jpg>).

ductor industry will cause to the infrastructure of the plating industry as well as to the understanding of the field itself. Plating is considered by many to be more of an art than a science; people experience a shock when they see precious wafers being immersed in blue liquids many times during the fabrication process. But when these wafers perform better than others, all prejudice goes away and yields its place to enthusiasm for something new and useful.

The Electrochemical Society is responding to the emerging significance of electroplating in interconnection technology, and a conference entitled “Electrochemical Processing in ULSI Fabrication I” is being organized for the 1998 San Diego meeting. There is no doubt that this new application of electrochemistry will be the subject of much valuable research and many interesting discussions at this conference and in the future. ■

Electrodeposition of Nanoscale and Nanophase Materials

Jay A. Switzer

Electrodeposition is a pretty cool technique. At the relatively low temperatures of electrodeposition (often room temperature), interdiffusion is not much of a problem, and nanoscale and nanophase materials can be electrodeposited. Notice the use of the word “material” instead of “metal.” Many different types of materials (metals, ceramics, semiconductors, conducting polymers, superconductors, etc.) can be produced electrochemically. It is also significant that these materials can be electrodeposited on a nanometer scale.

What is the big deal about small structures? As the size of materials approach molecular dimensions, quantum effects become important. In the nanometer-size regime, the properties of a material (optical, electrical, magnetic, chemical, and mechanical) become a function of size. The experimenter can tune the properties of the material by simply dialing-in a desired size. In addition to having materials with small dimensions, it is also important that the distribution of sizes is tight, and it is usually preferred that

the nanostructures are ordered in some way.

George Attard and co-workers at the University of Southampton have very recently shown that mesoporous platinum films can be electrodeposited from liquid crystalline plating solutions (12). The pores form an ordered hexagonal array on the electrode surface. In these films, the diameters of the holes (1.7 to 10 nm) are determined by the length of the alkyl chain of the surfactant, and the geometric disposition of the channels is determined by the architecture of the liquid crystalline phase. The volumetric capacitance, estimated to be about 200 F/cm³, is typical of the best candidates for electrochemical capacitors.




FIG. 5. Photomicrographs of 25 samples of the alumina membranes (each 6 mm in diameter) after the deposition of gold fibrils of various aspect ratios into membranes with pores of various diameters.

An approach pioneered by Chuck Martin's research group at Colorado State University entails the electrodeposition of metals, semiconductors, oxides, or conductive polymers within the pores of nanoporous template membranes (13). This group has prepared ensembles of nanofibers or nanotubules of materials that protrude from the electrode like the bristles of a brush. FIGURE 5 shows beautifully colored films of gold nanofibrils in alumina pores that have been grown by this group (13). The tunable colors resulted from the plasmon resonance band of the metal (like the well-known size-dependent color of gold colloids). They have also produced metal nanotubule membranes that show electrochemically switchable ion-transport selectivity (14).

Reg Penner's group at the University of California - Irvine has developed a hybrid electrochemical/chemical (E/C) method to synthesize epitaxially-oriented nanocrystallites on graphite surfaces. They have used this method to deposit quantum dots of CdS and CuI (15,16). In the E/C deposition of CdS, cadmium metal nanocrystals are first electrochemically deposited onto the graphite basal plane surface. The Cd is then oxidized at high pH to $\text{Cd}(\text{OH})_2$, followed by immersion in an aqueous sulfide solution to produce wurtzite

CdS. Nanocrystallites of CdS located within the boundaries of a single grain on the graphite possess identical azimuthal orientations. In a wonderful example of bandgap engineering, the Penner group showed that they could blue-shift the luminescence of CuI quantum dots from the weak to strong confinement limit by systematically decreasing the size of the dots.

Gary Hodes and Israel Rubinstein of the Weizmann Institute in Israel have shown that CdSe quantum dots in the 5 nm range can be epitaxially electrodeposited directly from nonaqueous solution onto evaporated Au(111) films (17). They showed that the size of the quantum dots was controlled by the strain induced by the lattice mismatch (18). Using a modified scanning force microscope they showed evidence of single-electron Coulomb charging of the quantum dots (19).

The Switzer group's approach to the nanoregime has been to produce nanometer-scale multilayers and superlattices electrochemically. We have previously produced both defect-chemistry and compositional superlattices based on conducting metal oxides (20,21). These superlattices were produced by pulsing either the applied current or potential during deposition. In a new twist on this work, we have very recently found that layered nanostruc-




FIG. 6. Schematic of a self-assembled copper/cuprous oxide layered nanostructure (top), and the potential oscillations that are observed during constant-current deposition of the nanostructure (bottom). The cuprous oxide layer is 3 nm thick.

tures of copper metal and cuprous oxide (a p-type semiconductor) self assemble during galvanostatic deposition (22,23). The electrode potential spontaneously oscillates during constant-current electrodeposition. FIGURE 6 shows representative potential oscillations, and a cartoon of the proposed Cu/Cu₂O layered nanostructure. We are very interested in the electrical properties of these layered materials, since the cuprous oxide layers are of tunneling dimensions.

These are a few examples of the work on the electrodeposition of nanophase materials that is being done in the world. A variety of tricks can be used to prepare these "designer solids" with narrow size distributions and ordered nanostructures. The electrochemical method is cheap, relatively simple, and it can often produce nanostructures that cannot be made by other methods. To learn more about this research area, attend symposium M2 on "Electrodeposition of Nanoscale and Nanophase Materials" at the 194th meeting of The Electrochemical Society in November, 1998 in Boston. ■

References

1. A. A. Gewirth and B. K. Niece, *Chemical Reviews*, **97**, 1129 (1997).
2. R. J. Nichols, W. Beckmann, H. Meyer, N. Batina, and D. M. Kolb, *J. Electrochem. Soc.*, **330**, 381 (1992).
3. F. A. Moller, O. M. Magnussen, and R. J. Behm, *Phys. Rev. Lett.*, **77**, 5249 (1996).
4. J. R. LaGraff and A. A. Gewirth, *J. Phys. Chem.*, **98**, 11246 (1994).
5. R. M. Nyffenegger and R. M. Penner, *Chemical Reviews*, **97**, 1195 (1997).
6. D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, T. McDevitt, W. Motsiff, A. Simon, J. Dukovic, R. Wachnik, H. Rathore, R. Schulz, L. Su, S. Luce, and J. Slattery, *International Electron Devices Meeting*, 1997.
7. P. Singer, *Semiconductor International*, Nov 1997, pp. 67-70.
8. M. M. Chow, J. E. Cronin, W. L. Guthrie, C. W. Kaanta, B. Luther, W. J. Patrick, K. A. Perry, and C. L. Standley, US Patent 4,789,648 (6 Dec 1988).
9. S. Venkatesan, A. V. Gelatos, V. Misra, R. Islam, B. Smith, J. Cope, B. Wilson, D. Tuttle, R. Cardwell, I. Yang, P. V. Gilbert, R. Woodruff, R. Bajaj, S. Das, J. Farkas, D. Watts, C. King, P. Crabtree, T. Sparks, T. Lii, C. Simpson, A. Jain, M. Herrick, C. Capasso, S. Anderson, R. Venkatraman, S. Filipiak, B. Fiordalice, K. Reid, J. Klein, E.J. Weitzman, and H. Kawasaki, *International Electron Devices Meeting*, 1997.
10. B. Luther, J. F. White, C. Uzoh, T. Cacouris, J. Hummel, W. Guthrie, N. Lustig, S. Greco, N. Greco, S. Zuhoski, P. Agnello, E. Colgan, S. Mathad, L. Saraf, E. J. Weitzman, C. K. Hu, F. Kaufman, M. Jaso, L. P. Buchwalter, S. Reynolds, C. Smart, D. Edelstein, E. Baran, S. Cohen, C. M. Knoedler, J. Malinowski, J. Horkans, H. Deligianni, J. Harper, P. C. Andricacos, J. Paraszczak, D. J. Pearson, and M. Small, *Proceedings of the 10th International VLSI Multilevel Interconnection Conference*, 8 Jun 1993, pp. 15-21.
11. P. C. Andricacos, C. Uzoh, internal IBM presentations, 18 Nov 1991
12. G. S. Attard, P. N. Bartlett, N. R. B. Coleman, J. M. Elliot, J. R. Owen, and J. H. Wang, *Science*, **278**, 838 (1997).
13. C. R. Martin, *Science*, **266**, 1961 (1994).
14. M. Nishizawa, V. P. Menon, and C. R. Martin, *Science*, **268**, 700 (1995).
15. M. G. Anderson, S. Gorer, and R. M. Penner, *J. Phys. Chem.*, **B 101**, 5895 (1997).
16. G. Hsiao, M. G. Anderson, S. Gorer, D. Harris, and R. M. Penner, *J. Am. Chem. Soc.* **119**, 1439 (1997).
17. Y. Golan, L. Margulis, G. Hodes, I. Rubinstein, and J. L. Hutchison, *Surface Science*, **311**, L633 (1994).
18. Y. Golan, J. L. Hutchison, I. Rubinstein, and G. Hodes, *Adv. Mater.*, **8**, 631 (1996).
19. B. Alpers, S. Cohen, I. Rubinstein, and G. Hodes, *Phys. Rev. B, Rapid Com.*, **52**, R17017 (1995).
20. J. A. Switzer, C. -J. Hung, B. E. Breyfogle, M. G. Shumsky, R. Van Leeuwen, and T. D. Golden, *Science*, **264**, 1573 (1994).
21. R. J. Phillips, T. D. Golden, M. G. Shumsky, E. W. Bohannan, and J. A. Switzer, *Chem. Mater.*, **9**, 1670 (1997).
22. J. A. Switzer, C. -J. Hung, E. W. Bohannan, M. G. Shumsky, T. D. Golden, and D. C. Van Aken, *Adv. Mater.*, **9**, 334 (1997).
23. J. A. Switzer, C. -J. Hung, L. -Y. Huang, F. S. Miller, Y. Zhou, E. R. Raub, M. G. Shumsky, and E. W. Bohannan, *J. Mater. Res.*, in press.

About the Authors

Andrew A. Gewirth is a professor of chemistry at the University of Illinois at Urbana-Champaign.

Panos C. Andricacos is manager of Electrodeposition Technology at IBM's T. J. Watson Research Center in Yorktown Heights, New York.

Jay A. Switzer is Curators' Professor in the Department of Chemistry and Senior Investigator in the Materials Research Center at the University of Missouri-Rolla.

John O. Dukovic (chair of the ECS Electrodeposition Division) is a research staff member and project leader at IBM's T. J. Watson Research Center in Yorktown Heights, New York.