Electrical and Reliability Characteristics of High-K HfO₂ Gate Dielectrics

Dedong Han, Jinfeng Kang, Xiaoyan Liu, Ruqi Han

(Institute of Microelectronics, Peking University, Beijing 100871, China)

E-mail: <u>handedong@263.net</u> Tel: 86-10-62752561 Fax:86-10-62751789

Abstract: As MOSFET devices are scaled down to below 100nm, the gate oxide thickness is required below 2nm. Conventional SiO₂ gate dielectric will be replaced due to excessive leakage and poor reliability. Thus, high dielectrics constant (K) gate dielectrics are being studied as an alternative. High-K dielectrics materials such as CeO₂, Y₂O₃, Ta₂O₅, HfO₂, ZrO₂, TiO₂, Al₂O₃, SrTiO₃(STO), and BaSrTiO₃(BST) have are studied^[1-5]. Among them, HfO₂ is a promising candidate due to its thermodynamic stability on Si, high dielectric constant (∞ 25), and relatively large band gap (5.68eV).

In the paper, ultra-thin HfO₂ gate dielectrics films were fabricated, electrical and reliability properties such as capacitance-voltage (C-V), current-voltage (I-V), stress induce leakage current (SILC) effects and breakdown characteristics were studied.

In the experiment, HfO_2 capacitor samples have been fabricated using the following process. P-type (100) silicon substrates with 5-8 Ω • cm resistivity were cleaned using H_2SO_4 : H_2O_2 (2:1) solution and HF dip. Thin HfO_2 layers were following deposited at room temperature by ion beam sputtering a sintered HfO_2 target. Then they were annealed under various temperatures and ambient. After annealing, Pt top electrodes were deposited by sputtering. The area of the capacitors was 5×10^{-5} cm². The C-V and I-V curves were measured using HP4156B semiconductor parameter analyzer and Keithley590 C-V analyzer.

Figure 1 shows the capacitance-voltage (C-V) curves of HfO₂ gate dielectrics. The largest value of measured capacitance density in accumulation is $C_{max}/A=11.6fF/\mu$ m². The equivalent oxide thickness (EOT) is about 2.9nm. Comparing capacitances of various annealing temperatures, the capacitance of the sample annealed at 400 °C is highest. With increase annealed temperatures, EOT increased.

Figure 2 shows the current-voltage (I-V) characteristics of HfO_2 gate dielectrics. The leakage current of the sample annealed at 800 °C is lowest, which is about 3.09×10^{-6} A/cm² at -1.5V gate voltage. No distinct SILC effect is obtained. The leakage current of the sample annealed at 400 °C after 1×10^{6} C/cm² stress has a very little diversification. With increase annealed temperatures, the leakage current and SILC effect reduced.

Figure 3 shows breakdown characteristics of HfO_2 dielectrics. The breakdown electric field of HfO_2 dielectrics is more than $2 \times 10^5 MV/cm$. With increase annealing temperatures, the breakdown voltages decreased.

Consequently, ultra-thin HfO_2 gate dielectrics (EOT<3nm) were fabricated. All samples annealed under various temperatures and N₂ ambient have good electrical characteristic and reliability. With increase annealing temperatures, EOT of increased, the leakage current and SILC effect reduced, the breakdown voltages decreased.

References:


 E.P. Gusev, E. Carier, D.A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, and C.D. Emic, Microelectronic Engineering 59(2001) 341-349


[2] Wen-jie Qi, Renee Nieh, Byoung Hun Lee, Laegu Kang, Yongjoo Jeon, and Jack C. Lee, Applied Physics Letters, 2000, 77(20): 3269-3271


[3] G.D. Wilk, and R.M. Wallace, Applied Physics Letters, 1999, 74(19): 2854-2856

[4] Kevin X. Zhang, Carlton M. Osbun, IEEE Trans. Electron Devices, 42(12), 1995, 2181-2188

[5] G.D. Wilk, R.M. Wallace, J.M. Anthony, Applied Physics Review, 2001, 89(10): 5243-5275







in N₂ ambient for 5min, and after 1×10^6 C/cm² stress at 400 °C anneal




FIG.3. Breakdown characteristics curve of $HO_{_2}$ at 400 $^{\circ}\!C$, 600 $^{\circ}\!C$, 800 $^{\circ}\!C$ anneal in N, ambient for 5min