

## ZrO<sub>2</sub> as Dielectric Material for Device Characterization with Scanning Capacitance Microscopy

W.Brezna<sup>a)</sup>, S.Harasek<sup>a)</sup>, H.Enichlmair<sup>b)</sup>, E.Bertagnolli<sup>a)</sup>,  
E.Gornik<sup>a)</sup>, J.Smoliner<sup>a)</sup>

<sup>a)</sup> Institut für Festkörperelektronik, TU-Wien  
Floragasse 7, A-1040 Wien, Austria

<sup>b)</sup> Austria Mikro Systeme International AG,  
Schloss Premstätten, A-8141 Unterpremstätten, Austria

Scanning Capacitance Microscopy<sup>1</sup> (SCM) is an extension of conventional Atomic Force Microscopy (AFM) and a promising tool for semiconductor device characterization. Up to now, quantitative, reproducible measurements of doping profiles are a serious problem, because high quality dielectrics have to be deposited on the sample. Standard high temperature industrial silicon oxides cannot be used because the high temperature broadens all doping profiles in the underlying device. Low temperature or native silicon oxides are too bad in quality to be used in quantitative SCM measurements. For this reason, we replaced the SiO<sub>2</sub> with high quality, low temperature CVD grown ZrO<sub>2</sub>.


A big advantage in using ZrO<sub>2</sub> as a dielectric material for SCM turned out to be its high stability against electrical stress. The images in figure 1 compare a SiO<sub>2</sub> and a ZrO<sub>2</sub> sample, which were stressed by scanning at a tip-bias of  $V_{tip} = -3$  V. After 8 scans (scan area = 500 nm x 500 nm) the resulting degradation was investigated by taking 5  $\mu$ m x 5  $\mu$ m large images in capacitance mode. Severe degradation occurred in the stressed (dark) area in figure 1 (a). As one can see in figure 1 (b), ZrO<sub>2</sub> turns out to be insensitive to electrical stress. Only a slight increase in the SCM signal is observed in the treated region due to abrasion induced reduction of the ZrO<sub>2</sub> layer thickness.

One of the most important parameters describing the oxide quality both for SCM analysis is the amount of fixed oxide charges and interface trapped charges. According to MOS theory textbooks<sup>2,3</sup> these parasitic charges influence the shape of the capacitance signal versus voltage (C(V)) plots or the deviations dC/dV of it. Large amounts of fixed oxide charges move the C(V) curves horizontally from their corresponding flatband position to negative or positive tip-bias values, because the fixed charges have to be compensated. The shape of the curves remains unchanged. On the other hand, a large amount of interface trapped charges does not alter the voltage position of the C(V) curves, but smears them out and broadens the corresponding peak in the dC/dV curve. Typical dC/dV data measured with our SCM are shown in figure 2. It can be assumed that in the case of an ideal oxide, the flatband condition will occur near zero bias<sup>2</sup>. Therefore, the measured flatband bias, approximately indicated by the peak positions in the dC/dV curves, should theoretically occur near  $V_{tip} = 0$  V. As one can see in figure 2, ZrO<sub>2</sub> has its dC/dV maximum at +0.18 V and the high temperature SiO<sub>2</sub> sample at -1 V, which demonstrates the low density of fixed charges in our ZrO<sub>2</sub> films. In addition, the peak of the ZrO<sub>2</sub> covered sample is narrower than the peak of the SiO<sub>2</sub> covered sample, which means that there are also less interface traps in ZrO<sub>2</sub> than in SiO<sub>2</sub>.


To demonstrate the utilization of ZrO<sub>2</sub> as a dielectric material for SCM supported device analysis we finally compare SCM images of pn-junctions covered

with industrial high-quality SiO<sub>2</sub> and CVD-grown ZrO<sub>2</sub>, respectively. As one can see in figure 3 (a), ZrO<sub>2</sub> can compete easily with the SiO<sub>2</sub> layers concerning contrast generation. The differences in the width of the n-doped regions in figure 3 (a) and (b) is due to slight deviation from the tip-voltage which would maximize the SCM signal. It is known that the tip-bias dependent surface potential has a major influence on the carrier concentration in the vicinity of pn-junctions, and therefore the measured junction-positions can differ when the applied tip-biases do not create exactly the same surface potential in figure 3 (a) and (b)<sup>4</sup>.


- <sup>1</sup> D.D.Bugg, P.J.King, J.Phys. **E21**, 147 (1988)
- <sup>2</sup> E.H. Nicollian, J.R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology, John Wiley & Sons Ltd, New York (1982)
- <sup>3</sup> S.M.Sze, Physics of Semiconductor Devices, John Wiley&Sons Ltd, New York, (1981)
- <sup>4</sup> H. Edwards, V. A.Ukrainsev, R. S. Martin, F.S.Johnson, P.Menz, S.Walsh, S.Ashburn, K. S. Wills, K. Harvey, M. Chang, J. Appl. Phys. **87**, 1485, (2000)



**Figure 1.** SCM image of the stressed region of (a) a SiO<sub>2</sub> covered sample and (b) a ZrO<sub>2</sub> covered sample. The scan size of both images is 5  $\mu$ m x 5  $\mu$ m.



**Figure 2.** dC/dV curves of homogeneously doped samples ( $N_A = 9.4 \times 10^{14} \text{ cm}^{-3}$ ) which were covered with ZrO<sub>2</sub> and SiO<sub>2</sub>, respectively.



**Figure 3.** SCM images taken on (a) SiO<sub>2</sub> and (b) ZrO<sub>2</sub> samples, respectively. The scan area was 5  $\mu$ m x 5  $\mu$ m for both images. The sample surface is on the right side.