

# Emerging Silicon-On-Nothing (SON) Devices Integration

T.Skotnicki & S.Monfray

STMicroelectronics, 850, rue J.Monnet, 38921 Crolles, France.

ph : +33 4 76 92 68 29, fax : +33 4 76 92 50 71  
e-mail : [thomas.skotnicki@st.com](mailto:thomas.skotnicki@st.com)

Extremely thin (nanometric) films of mono-crystalline Silicon on insulator are widely recognized for their potential for end-of-roadmap CMOS transistors. In contrast with any other SOI technology, in the SON process, the silicon film and buried insulator, both of nanometric scale, are defined by epitaxy on a bulk substrate.

Therefore, the SON process opens access to extremely thin films (the Silicon channel as well as the BOX) at the same time offering the thickness control as fine as the resolution of the epi process (less than 1nm). In this paper we present why the very thin layers in the SON transistor allow high control of the short channel effects due to the suppression of any electrostatic lateral coupling (in the channel and in the BOX) and allow in this way excellent electrical performances.


Electrical results will be presented, showing functional SON transistors with gate length down to 38nm, with a conduction channel thickness as thin as 9nm (see **fig.1**). We measured in particular a large improvement in terms of SCE (Short Channel Effects) control due to the thin conduction channel and to the ground plane effect. As the silicon conduction film thickness becomes defined by epitaxy in the SON process, transistors with conduction channel down to 5nm have been performed, see **fig.2**.

It is also demonstrated that SON is better suited than bulk for accepting a metallic gate for low-voltage operation due to the intrinsic low threshold voltage of such thin films. In this work, we will present mid-gap  $\text{CoSi}_2$  metal gate by total gate silicidation on SON transistors with Si-conduction channel thickness down to 5nm. Due to its architecture and to the continuity between SD areas and the bulk, SON transistors allow deep silicidation process down to the gate oxide, meaning that no more polysilicon is left. SON PMOS devices were performed with 55nm  $\text{CoSi}_2$  gate length with 5nm of Si-channel thickness, **fig.3**.


Finally, we will show SON- $I_{on}/I_{off}$  performances projected onto the 2001 ITRS CMOS roadmap. It will be shown that the performances missing to bulk with respect to ITRS specifications, can be totally recovered by SON. Consequently, we will show how SON with totally silicided gate are capable to realize the entire LP ITRS roadmap.

## References


- (1) Jurczak *et al*, IEEE-TED, Vol.47, Nov.2000, p.2179
- (2) S.Monfray *et al*, IEDM Tech.Dig. , 2001, p.645
- (3) S.Monfray *et al*, IEEE SOI conf., p.22, 2002
- (4) B.Tavel *et al*, IEDM Tech.Dig. , 2001, p.825
- (5) S.Monfray *et al*, IEDM Tech.Dig. , 2002
- (6) R.Chau *et al*. IEDM Tech.Dig., pp.621-624, 2001
- (7) D.Esseni *et al*. IEDM Tech.Dig., pp.445-448,2001
- (8) H.Majima *et al*. IEDM Tech.Dig., pp.733-736, 2001
- (9) T.Ernst *et al*. IEEE SOI conf., pp.92-93, 1999
- (10) M.Jurczak *et al*. VLSI Tech. Dig., pp.29-30, 1999



1. 38nm SON PMOS transistor with 9nm of Si-conduction channel. Junctions are silicided with  $\text{CoSi}_2$ .



2. HRTEM picture showing the thickness of the Si-channel. Measured  $T_s=5\text{nm}$ , with perfect top and bottom interfaces.



3. Comparison of Log- $I_d(V_g)$  curves of 55nm SON devices with poly-Si gate and  $\text{CoSi}_2$  gate. Due to the very thin depletion depth ( $T_s=5\text{nm}$ ), the low threshold voltage of the transistor with poly-Si gate leads to high  $I_{off}$  that can be reduced by 4 orders by adjusting  $V_{th}$  with the mid-gap gate.  $T_{ox}=20\text{\AA}$