

Compatibility of PolySilicon with HfO₂-based Gate Dielectrics for CMOS Applications

V.S. Kaushik, S.DeGendt¹, M.Caymax¹, S.V.Elshocht¹, A.Delabie¹, M.Claes¹, T.Conard¹, E.Rohr¹, R.Carter¹, Y.Manabe¹, E.Young, M.Schaekers¹, X.Shi¹, M.Heyns¹
International Sematech, 2706 Montopolis Drive, Austin Texas 78741 &

¹Inter-university MicroElectronic Center (IMEC), Kapeldreef 75, 3000 Leuven, Belgium.

Hafnium-based materials such as oxides, silicates and aluminates of hafnium are being widely studied for application as high-K gate dielectric to meet the needs of CMOS scaling. For rapid deployment of high-K gate dielectrics into existing CMOS lines, compatibility of the high-K dielectric with polysilicon gate electrodes is critical. It is therefore necessary to evaluate the stability of the high-K gate dielectric during polySi deposition and CMOS processing. Previous studies [1,2] have reported that exposure to SiH₄ during CVD polySi deposition leads to reduction of HfO₂ and causes high leakage failures.

Capacitors were fabricated with HfO₂ films using polysilicon gate electrodes deposited by various CVD processes. Polysilicon was deposited using low pressure CVD or rapid thermal CVD under varying conditions as shown in Table 1 to obtain poly films that were either amorphous or crystalline as-deposited. The polySi was doped either by ion implantation of arsenic, or doping in situ during growth using phosphorus. Gate leakage current was monitored as a metric for compatibility and thermal stability. Dopant activation anneals were done at 700 and 1000°C.

A summary of the results is shown in Figure 1 showing leakage current versus poly recipe. Equivalent oxide thickness for the samples is ~1.9-2.4nm as indicated by the bars. The leakage current measured at 1V beyond flatband is seen to vary strongly with the poly deposition process. For the uncapped HfO₂ films, low temperature amorphous depositions show good leakage (A,B), while with crystalline polySi depositions shorted capacitors resulted (C,D). For the HfO₂ films covered by a capping layer, the crystalline poly depositions (G,H) show lower leakage than the amorphous depositions. This is a useful result because for CMOS applications, it is likely that crystalline poly depositions are more favorable for meeting the criteria for gate depletion, boron penetration and V_t matching [3].

Since CMOS applications will also typically require higher activation temperatures than 700°C, some of the samples were also annealed at 1000°C, the results of which are shown in Figure 2. Several of the crystalline recipes survive the 1000°C activation anneal but only when a capping layer is used. The high leakage observed for HfO₂ with crystalline furnace polysilicon electrodes is speculated as being due to the presence of weak spots or defects in the film which in the presence of a reducing ambient during polySi deposition such as silane (SiH₄), become high-leakage conduction paths. A possible mechanism of a conduction path is the presence of Si along the weak spots [4] forming a conduction path. TOF-SIMS spectra suggest that there may be Si present within the HfO₂ film.

Sample	Poly Method	Temperature	Pressure	Poly Structure	Doping
A	LPCVD	Low	Low	Amorphous	in situ P+
B	RTCVD	Low	High	Amorphous	in situ As+
C	LPCVD	High	Low	Crystalline	As+ implant
D	RTCVD	High	High	Crystalline	in situ As+
E	LPCVD	Low	Low	Amorphous	in situ P+
F	RTCVD	Low	High	Amorphous	in situ P+
G	LPCVD	High	Low	Crystalline	As+ implant
H	RTCVD	High	High	Crystalline	in situ P+
I	LPCVD	High	Low	Crystalline	As+ implant

Table 1 shows the wafer matrix showing process conditions for poly depositions. Samples A-D are 4nm HfO₂ films with no capping layer, while samples E-H are 4nm and I is 3nm HfO₂ with a capping layer.




Figure 1 shows EOT bars and gate leakage current measured at 1V beyond flatband for the various poly processes of Table 1 following 700°C activation anneal. Samples C and D are shorted.




Figure 2 shows EOT bars and gate leakage current measured at 1V beyond flatband for some samples of Table 1 following 1000°C activation anneal.

References:

- [1] D.C.Gilmer, R.Hegde, R.Cotton, R.Garcia, V.Dhandapani, D.Triyoso, D.Roan, A.Franke, R.Rai, L.Prabhu, C.Hobbs, J.M.Grant, L.La, S.Samavedam, B.Taylor, H.Tseng, and P.Tobin, *App. Phys. Lett.* 81 (7) pp 1288 August 2002
- [2] M.A.Gribelyuk, A.Callegari, E.P.Gusev, M.Copel, and D.A.Buchanan, *J. App. Phys.* 92,3, pp. 1232 August 2002
- [3] H.P.Tuinhout, A.H.Montree, J.Schmitz, P.A.Stolk, *IEDM Tech Digest* 1997, 26.2.1, 631-634.
- [4] Y.Harada, M.Niwa, S.Lee, and D-L. Kwong, *VLSI Symposium Proceedings Paper* 3-3, June 2002