

THERMODYNAMIC AND EXPERIMENTAL
APPROACHES OF BARRIER MATERIALS
SYNTHESIS FOR SILICON IC TECHNOLOGY

E. Blanquet¹, B. Chenevier², E. Ramberg^{1*},
C. Bernard¹, R. Madar²

¹)LTPCM/ENSEEG, 1130 rue de la piscine, Domaine
Universitaire, BP 75,
38402 Saint Martin d'Hères Cedex, France

²)LMGP/ENSPG, Domaine Universitaire, BP 46, 38402
Saint Martin d'Hères Cedex, France

*presently, at SYMYX TECHNOLOGIES, CA, USA

As feature sizes continue to shrink (65 nm printed gate length is expected for 2007 (1)), intense research and development activities are focused on the introduction of new materials together with integration of new processes and structures in the different technology levels from Front End Processes (FEP) to Interconnect (usually referred to Back End Processes).

Implementation of copper/low κ dielectric using the damascene architecture has almost universally replaced traditional aluminum/SiO₂ structure. However, implementation of copper causes problems since copper diffuses easily in silicon and more generally in silicon oxides. It reacts with Si to form copper silicide Cu₃Si at relatively low temperatures (<200°C). Successful incorporation of copper is conditioned to the insertion of a diffusion barrier between copper and surrounded layers (2). Except the naturally basic performance as diffusion barrier, this material should be deposited with excellent conformality in high aspect ratio damascene features.

There are three main requirements for an ideal diffusion barrier. First, the material should be conductive, with the lowest resistivity. Second, the material should not react with any of the other materials (Cu, Si, or dielectric) under BTS (Bias Thermal Stress) at temperatures around 500°C (last IC annealing steps). Finally, since grain boundary diffusion is typically rapid, an ideal barrier should have an amorphous microstructure. These requirements are typically in conflict with each other – finding such material that is conductive and amorphous and nonreactive is difficult

Proposition of guidelines for the material selection is given through a systematic thermodynamic study. Materials are classified in terms of interfacial stability and amorphization tendency.

Optimization of the already developed processes (e.g. TiN CVD) is presented .

1. ITRS, "International Technology Roadmap for Semiconductors," (2001)
2. J. M. E. Harper, E. G. Colgan, C.-K. Hu, J. P. Hummel, L. P. Buchwalter, and C. E. Uzoh, *MRS Bulletin XIX* 23 (1994).