

TECHNOLOGY AND APPLICATIONS OF THREE-DIMENSIONAL INTEGRATION

Rafael Reif, Chuan Seng Tan, Andy Fan,
Kuan-Neng Chen, Shamik Das, and Nisha
Checka*

*Microsystems Technology Laboratories
Massachusetts Institute of Technology
60 Vassar Street, 39-625
Cambridge, MA 02139
(tanacs@mtl.mit.edu)

tools for 3-D ICs design and layout are being developed. Potential 3-D applications for system-on-a-chip (SoC) and related issues will be discussed.

ABSTRACT

Three-dimensional (3-D) integration holds tremendous potential to reduce global interconnect latency and power dissipation, and to improve integrated circuits (ICs) form factor. Moreover, it allows heterogeneous integration of different functional blocks (e.g., logic, memory, RF, etc) and materials (e.g., Silicon, SiGe, III-IV, etc). This paper explores the opportunities and challenges of a 3-D integration approach based on a silicon layer transfer process. It combines low temperature direct wafer bonding (Cu-to-Cu and SiO₂-to-SiO₂), high rate and selectivity silicon etching, and wafer de-bonding. A thorough description of process integration will be given and key technological challenges will be highlighted. In addition, CAD