

Manufacturing Solutions for Developing Processes and Tools for CVD/ALD of Dielectrics for Nanoelectronics

R. Singh**, D. Damjanovic, H. Bolla, K. F. Poole
 Center for Silicon Nanoelectronics and
 Holcombe Department of Electrical Engineering,
 Clemson University, Clemson, SC 29634
 **srajend@clemson.edu

The most important issue currently faced by the semiconductor industry is sustaining profitability (1-2). In this paper we have described a novel method of thermal processing and CVD techniques with a focus on addressing the issues of manufacturing of high-κ dielectrics for sub-100nm CMOS and also reducing the cost associated with the process and also improve yield.




Figure 1: Leakage current mean and standard deviation for various processing conditions

We have attempted to combine the advantages of in-situ rapid thermal processing (RTP) (3-6) along with UV and VUV radiation (7) in a single wafer processing (SWP) (8-10) environment to provide for tight process control, low thermal budget, low levels of microscopic defects and consequently better device reliability. At Clemson University, we have invented a process with a lesser process variation than corresponding RTP or CVD system under a SWP type processing scheme (11).




Figure 2: TEM micrograph of sample processed with UV/VUV for all steps

Results from a UV/VUV assisted MOCVD system used to deposit Al₂O₃ as a gate dielectric are presented. Wafers are pre-cleaned ex-situ using dilute HF to etch away any oxide. This is followed by an in-situ wafer clean under a forming gas atmosphere. RTP assisted CVD of Al₂O₃ is carried out using Tri-methyl Aluminum (TMA) as the precursor. The precursor exposure was followed by an oxidizing exposure with O₂ as the oxidizer. This step of alternate exposure to TMA and O₂ was done repeatedly to

get better uniformity. This was followed by in-situ annealing and then by in-situ vapor deposition of Aluminum for the gate electrode. Ex-situ patterning by lithography was performed as the final processing step for the metal-insulator-substrate (MIS) structure, before electrical characterization. The same process was performed under different conditions of UV/VUV. The mean values for the gate leakage current at an effective gate bias of 1 V and capacitance were 6.24×10^{-11} A/cm² and 2.10 μF/cm² respectively for those samples which were exposed to the effect of UV/VUV during all the in-situ steps. Also, the effect of process variation was greatly reduced when UV/VUV was in place during the deposition. Leakage current standard deviation was at 8.8% of the mean and that of capacitance was 4.7%.

Wafers which were subject to selective UV/VUV treatments showed poorer performance (Fig. 1). From the high resolution transmission electron microscopy (TEM) micrograph, we can observe the silicon substrate on the left of the figure (Fig. 2), followed by the Al₂O₃ insulating layer and the aluminum contact layer. It can be clearly seen, that the Al₂O₃ insulating layer is amorphous on top of the silicon substrate, and that the structure is stable without any indication for recrystallization in the Al₂O₃ layer during processing.

In conclusion, we have shown a novel method to manufacture gate dielectrics for sub-100nm CMOS with the objective of minimizing the cost associated and at the same time with no compromise on yield. The process has proven to be

inherently less prone to variation, and hence it is our belief that the cost of manufacturing using this process will result in significant reduction in overall expense.

REFERENCES

- [1] R. Singh, A. Venkateshan, M. Fakhruddin, K. F. Poole, N. Balakrishnan and L. D. Fredendall, *Semicon. Fabtech*, 19, 1 (2003)
- [2] R. Singh, M. Fakhruddin, K. F. Poole, *IEEE Trans. Semicon. Manufac.*, 45, 643 (2003)
- [3] M. Fakhruddin, R. Singh, K. F. Poole, S. V. Kondapi, and J. Narayan, *J. Electrochem. Soc.* (in print)
- [4] R. Singh, R. Sharangapani, K. C. Cherukuri, Y. Chen, D. M. Dawson, K. F. Poole, A. Rohatgi, S. Narayan, R. P. S. Thakur, *Material Research Society Symposium/1996*, V 429, p. 81 (1996)
- [5] R. Singh and R. P. S. Thakur, *J. Inst. Electronics Telecomm. Engineers*, 37, 219 (1991)
- [6] R. P. S. Thakur, R. Singh, A. J. Nelson, and A. W. Schwartzlander, *J. of App. Phy.*, 70, 3857 (1991)
- [7] R. Singh, V. Parihar, *Handbook of low and high dielectric constant materials and their applications - Vol. 2: Phenomena, properties and applications*, p. 1 Academic Press (1999)
- [8] S. Ikeda, K. Nemoto, M. Funabashi, T. Uchino, H. Yamamoto, N. Yabuoshi, Y. Sasaki, K. Komori, N. Suzuki, S. Nishihara, S. Sasabe, A. Koike, *IEEE Trans. Semicon. Manufac.*, 16, 102 (2003)
- [9] O. Bonnin, D. Mercier, D. Levy, M. Henry, I. Pouilloux, E. Mastromatteo, *IEEE Trans. Semicon. Manufac.*, 16, 111 (2003)
- [10] J.J. Rosato, E.G. Baiva, J.A. Imonioie, M.R. Yalamanchilli, E. Hansen, *Future Fab International*, 13, 236 (2002)
- [11] R. Singh, K.F. Poole, U.S. Patent No. 6,569,249 B1, Clemson University (2003)