

HOT-CARRIER INSTABILITY IN N- AND P-CHANNEL POLY-Si TFTS

H. Tango, M. Suganuma, and G. Usami

Tokyo Polytechnic University, 1583 Iiyama, Atsugi, Kanagawa 243-0297, Japan

Hot-carrier degradation in n- and p-channel low-temperature poly-Si TFTs under systematic DC stress bias condition is studied.

Laser annealed poly-Si film thickness was 50nm and plasma-CVD gate oxide was 140nm thick. N- regions for n-channel LDD TFTs and heavily doped p⁺ source and drain regions for p-channel TFTs were self-aligned to the metal gate electrode. W/L mainly used were 9 μm and 4.5 μm, respectively. Substrate and gate current were measured and hot-carrier stress was applied for both type devices.

Fig.1 shows the threshold voltage change (ΔV_t) after each stress gate voltage (V_{sg}) for n-channel LDD TFTs for stress times of 100, 1000, and 10,000sec at a fixed stress drain voltage (V_{sd}) of 12V. V_t is defined as the gate voltage for drain current of 0.2 μA/μm of channel width at $V_d=0.1V$. Under strong current saturation stress, V_t changes to negative direction and to tend to saturate with the increase of stress time, and the degradation is worst at the gate voltage corresponding to the largest substrate hole current as is reported in bulk-Si n-channel MOSFETs[1]. ΔV_t and ΔG_{max} in short stress time has exhibited a power-time dependence of the form At^n [1],[2] with an exponent $n=0.5$, which could be due to the interface state generation at poly-Si/gate oxide interface and in the grain boundaries in poly-Si[3]. Saturation of the degradation is supposed to be due to the combination of an increase in barrier height and a decrease of conduction near the drain owing to the state generation near the drain. Under weak current saturation stress, ΔV_t shows to increase with the stress time in longer stress time showing the $n=0.4$. Under the deep gate and drain bias, electrons and holes could be injected into the gate oxide, and the degradation could be due to the interface state generation at the interface and grain boundaries.

Fig.2 shows the ΔV_t after each stress gate voltage for p-channel TFTs at $V_{sd}=-12V$. Under strong current saturation stress, V_t changes to positive direction and its shift shows maximum at $V_{sg}=-2V$ corresponding to the threshold voltage showing the largest electron gate current [4]. ΔV_t tends to saturate in the case of longer stress time. The exponent n takes values of around $n=0.1$ in the shorter stage of stress time, which is due to the

trapping of hot-carrier-induced hot-electron near the drain giving rise to shortening of the effective channel length [5]. The ΔV_t saturation would be due to the decrease of the lateral field near the drain owing to trapped electrons, which is supposed by the observed decrease of kink current and substrate current after stress. Under the weak current saturation stress, V_t shifts to negative direction corresponding to the observed gate hole current, and continues to increase with increasing stress time, especially for deeper V_{sg} such as -12 to -14V and the n-values around $n=0.3$ or more. This result for deeper V_{sg} suggests that hot holes are trapped and also the interface states with positive charges (donor-type interface states) are generated at the interface and grain boundaries in poly-Si. In longer time the degradation in weak current saturation stress could be worse than that in strong current saturation stress.

References

- [1] E. Takeda et al., IEEE Trans. Electron Devices, vol.40, pp.611-618 (1993).
- [2] F. V. Farnarkis et al., IEEE Electron Device Letters, vol.22, pp.74-76 (2001).
- [3] H. Tango et al., Electronics Letters, vol.38, no.20, pp.1227-1228 (2002).
- [4] M. Suganuma et al., Electronics Letters, vol.39, no.25, pp.1863-1865 (2003).
- [5] M. Koyanagi et al., IEEE Trans. Electron Devices, vol.34, no.4, pp.839-844 (1987).

Fig.1 V_t shifts against stress gate voltage




Fig.2 V_t shifts against stress gate voltage

