Dielectric Degradation of Gate SiO₂ Films by Cu Contamination Posterior _to MOS Capacitor Fabrication

T.Onizawa, K.Higuchi, M.Goto, N.Tokuda, R.Hasunuma and K. Yamabe Institute of Applied Physics, University of Tsukuba Tsukuba, Ibaraki 305-8573, Japan

Introduction

To suppress resistance-capacitance delay in ultra-large scale integrated circuits, Cu has been applied as a wiring material, because of the resistivitity lower than Al. However, it is to be feared that the diffused Cu deteriorates the electronic device characteristics because of high diffusivity during thermal treatment even at low process temperature.

MOS structures have been generally fabricated prior to Cu wiring processes. There are few reports of dielectric degradation of the gate SiO₂ films by the Cu contamination posterior to fabrication of the MOS structures. After Cu wiring processes, a sintering heat treatment at about 400C is indispensable to improve the instability of the electric characteristics at the Si/SiO₂ interface or to relax the process damage generated by wiring processes. There is enough possibility that Cu atoms invade into the MOS devices and deteriorate the device characteristics, especially the dielectric characteristics of the gate SiO₂, since Cu has a high diffusivity.

In this manuscript, an influence of Cu contamination posterior to the MOS structure fabrication on the dielectric characteristics of the gate SiO_2 films is investigated.

Experiment-1 <u>Cu contamination through Si substrate from</u> a contact hole

Gate oxides with a thickness of about 25 nm were thermally grown on (100)-oriented, CZ-grown, Si wafers in dry O_2 ambient. Phosphorus-doped polycrystalline Si film was deposited on the gate oxides. Si O_2 films, on which it is difficult to adsorb Cu atoms, were formed on both sample surfaces at 1000 C. After opening a hole of the Si O_2 film and the polycrystalline Si film at the center of the Si wafer with a diameter of about 1 mm, Cu atoms of $1x10^{15}$ cm⁻² were adsorbed on the Si surface by immersing in Cu-included water. Next, the Si O_2 film on the polycrystalline film was removed, followed by photolithography and wet-etching of the polycrystalline Si film to form gate electrodes of 100 um x 100 um. A leakage current distribution of the Cu-contaminated MOS capacitors was measured.

<u>Experiment-2</u> <u>Cu-contamination from Si wafer backside</u> <u>surface</u>

To contaminate the gate SiO₂ films by Cu, the Cu atoms of about 5 x 10^{13} cm⁻² were adsorbed only on the Si wafer back surface. After Cu adsorption, the Si wafers were isothermally annealed at 400 C for 30 and 120 min. in N₂. To confirm the Cu contamination influence on the dielectric characteristics of the gate SiO₂, the annealing treatments at temperature higher than the actual process temperature were also performed in this study. Constant current stress-time dependent dielectric breakdown (CCS-TDDB) measurements [1,2] were performed as dielectric characteristic evaluation. In capacitance recovery measurements, MOS capacitors with guard-rings were used.

Results and discussion

The leakage currents at the gate voltage of 17V are measured as a function of the distance from the contamination hole to the measured MOS capacitors. Increase of the leakage current (hump) was reduced with increasing distance from the contamination hole. It is clear that the increase of the gate leakage current was attributed to the Cu-contamination of the gate SiO₂ films. The Cu contamination is a strongest factor inducing the humps. The current increases were unevenly distributed in the region of 4.5 mm from the contamination hole. Comparison of the calculation distribution and the leakage current distribution indicates that the appearance of the humps corresponds to the Cu arrival of more than 10^{11} cm⁻².

To confirm a precise influence of the Cu diffusion at 400 C, the MOS capacitors after the Cu contamination were isothermally annealed at 400 C. The gate voltage shifts during CCS-TDDB of 5×10^{-6} A/cm² were measured as a function of the stress time. In the case of the annealing time of 30 min, the Q_{BD} was slightly lower than the reference samples. In the case of 120 min, however, the number of the accidental breakdown events of the contaminated MOS capacitors was remarkably increased and the Q_{BD} of them was clearly decreased in comparison with the reference. The Cu contamination posterior to the MOS fabrication induced the leakage current increase and the degradation of the dielectric characteristics of the gate SiO₂ films.

Not all the Cu-contaminated capacitors had the humps or the low breakdown voltages. This indicates that there is a threshold amount of the Cu contamination which induces the dielectric characteristics [3]. The humps of the leakage current were not induced until the Cu atoms of the threshold amount arrive at the Si/SiO₂ interface. The experimental results suggest that some combination of the Cu atoms and other factors induced the dielectric degradation as described above. In the case of the contamination annealing at 400C, the threshold Cu contamination amount might be about 10^{11} cm⁻². To precisely investigate a small amount of the Cu atoms, the generation-recombination lifetimes near the Si/SiO₂ interface were studied by the capacitance-time (C-t) method [4]. With increasing annealing temperature, the surface recombination velocities were increased and the generation lifetimes were decreased. Such annealing temperature dependence suggests that the Cu contamination at the Si/SiO₂ interface shortened the recovery time of the capacitance. The generation-recombinetion centers correspond to the Cu atoms present at the Si/SiO₂ interface.

Considering the C-t results, we can explain the dielectric degradation described above as follows. The positive Cu ions were injected from anode through the gate SiO_2 films by the induced oxide electric field. The accumulated Cu ions near the anode degrade the dielectric characteristics [5]. With increasing annealing temperature, the number of the accumulated Cu ions increases and the degradation were accelerated. In the present experiments, the Cu atoms near the Si/SiO₂ interface were a main origin of the leakage current increase and dielectric breakdown deterioration since the negative gate voltage was applied.

This work was partially supported by New Energy and Industrial Technology Development Organization(NEDO).

References

[1] K.Yamabe and K.Taniguchi; IEEE Trans. Electron Devices, ED-32 (1985) 423 or IEEE J.Solid-St. Circuits and SC-20 (1985) 343.

[2] I-C Chen, S.E.Holland and C.Hu; IEEE J.Solid-St.Circuits and Vol.SC-20 (0985) 333.

[3] A.A.IStratov and E.R.Weber; J.Electrochem.Soc., 149(2002) G21.

[4]D.K.Schroder and J.Guldberg; Solid-St Electron. and Vol.14 (0971) 1285.

[5] GRaghavan, C.Ciang, P.B.Anders, S-M. Zeng, R.Villasol, GBai, M.Bohr and D.Fraser; Thin Sloid Films, 262(1995)168.