

Wafer-scale Current and Potential Transients during Copper Metallization of Semiconductor Interconnects

Uziel Landau and Rohan Akolkar
 Department of Chemical Engineering
 Case Western Reserve University
 Cleveland, OH 44106 USA

The damascene process for copper metallization of interconnects on semiconductor wafers¹ has become the mainstay technology for manufacturing advanced semiconductor devices. Fundamental understanding and quantitative modeling of the process, however, has lagged behind its practical implementation. A number of models, based on quite different assumed mechanisms and thus leading to different conclusions have been proposed¹⁻⁷. Furthermore, just about all via-scale models have focused on the deposit build-up in a single via and have not linked the analysis to wafer-scale operating conditions. It is well recognized that global process parameters, e.g., current and voltage waveforms have critical effect on obtaining defect-free feature-fill. In order to optimize the operating conditions for the feature-scale parameters, models on the two scales must be coupled.

Recently, Akolkar and Landau⁵⁻⁷ have shown that the time-dependent interactions due to the vastly different diffusion and adsorption constants of the plating additives used in wafer metallization, provide the essential conditions for a defect-free bottom-up fill. According to this transient-diffusion-kinetics ('TDK') model, the plating inhibitor polyethylene glycol ('PEG'), is transport limited and requires a few seconds to reach the via bottom. This time delay enables the faster diffusing Bis(3-sulfopropyl)-disodium sulfonate ('SPS'), to adsorb at the via bottom, blocking further PEG adsorption at this site, and thus promoting a rapid bottom-up growth. Transport limitations are minimal at the wafer surface, enabling the faster adsorbing PEG to inhibit this region. The stronger adsorbing SPS eventually displaces the PEG from the wafer surface, leading to a delayed enhancement of plating at the surface.

Here, we couple the single-via TDK model to wafer-scale process simulations⁸ to provide the essential link between the nano-scale feature parameters and macroscopic process conditions. Wafer-scale parameters such as the via loading, wafer potential and total current, flow (due to wafer rotation and impinging flow), wafer size (200 vs. 300 mm), and the electrolyte composition (i.e., additives concentrations) are considered. Location-dependent and time-dependent current densities are obtained from the transport-kinetics equations. Summation of the area-weighted local current densities provides the total wafer current (Fig.1). Implications of the additives transport-kinetics processes to the wafer scale metallization is discussed and guidelines for

optimal selection of process parameters are presented.

References

1. P.C. Andricacos, C. Uzoh, J. O. Dukovic, J. Horkans and H. Deligianni, *IBM J. of Res. and Dev.*, **42**(5), 567, September 1998.
2. Y. Cao, P. Taephaisitphongse, R. Chalupa & A. West, *J. Electrochem. Soc.*, **148** (7), C466 (2001).
3. D. Josell, B. Baker, C. Witt, D. Wheeler and T. P. Moffat, *J. Electrochem. Soc.*, **149** (12), C637 (2002).
4. U. Landau, R. Akolkar, M. Bubnick and J. D'Urso, Extended Abstract No. 612, 203rd Electrochemical Society Meeting, Paris, France, April 28-May 2 (2003).
5. R. Akolkar and U. Landau, "A Time-Dependent Transport-Kinetics Model for Additives Interactions in Copper Interconnect Metallization", *J. Electrochem. Soc.*, accepted for publication.
6. R. Akolkar and U. Landau, Paper 189 c, session TK; Proceedings of the AIChE Annual Meeting, San-Francisco, CA, Nov 16-21 (2003).
7. U. Landau, E. Malyshev, R. Akolkar and S. Chivilikhin, Paper 189 d, session TK; Proceedings of the AIChE Annual Meeting, San-Francisco, CA, Nov 16-21 (2003).
8. Eugene Malyshev, Uziel Landau, and Sergey Chivilikhin, "Modeling the Deposit Thickness Distribution in Copper Electroplating of Semiconductor Wafer Interconnects", Paper # 190 c, Session TK; Proceedings of the AIChE Annual Meeting, San-Francisco, CA Nov. 2003.




Figure 1. Schematic showing the growth profiles during the 'bottom-up' fill in a via with $R=0.05 \mu$ and depth= 1μ . The current density at the via bottom is significantly larger than that at the wafer top surface ($i_{\text{bottom}} \gg i_{\text{top}}$). These local current densities, however, are strongly time-dependent due to the unsteady state interactions between the additives species that affect the local kinetics. The total wafer current, which is the summation of the area-weighted local current densities, is therefore a function of time. All dimensions are in microns.