TABLE OF CONTENTS

Preface *iii*
Conference organization *v*

Section I 1
Ultra-Shallow Junctions for Nanoscale CMOS

1.* High Ramp Rate Rapid Thermal Annealing for Ultra-Shallow Junctions
P. Kohli, H.-J. Li, S. Ganguly, T. Kirichenko, B. Murto, E. Graetz, P. Zeitzoff, M. Pawlik, P.B. Merrill and S. Banerjee 3

2. New Physics for Modeling Transient Enhanced Diffusion in RTP
M.Y.L. Jung, R. Gunawan, R.D. Braatz and E.G. Seebauer 15

3.* Optical Effects in Diffusion and Activation Processes During RTA
R.B. Fair 21

4. Spike Annealing for Ultra-Shallow Junction Formation
A. Jain 33

5. Inherent Radiative Differences between Rapid Thermal and Furnace Annealing: Their Effects on Dopant Diffusion and Activation
P.S.-J. Choi and D.-L. Kwong 41

6.* Ultra-Shallow Junction Formation Using Ion Implantation and Rapid Thermal Annealing: Physical and Practical Limits
A. Agarwal, H.-J.L. Gossmann, A.T. Fiory, V.C. Venezia and D.C. Jacobson 49

7.* Role of Silicon and Boron Interstitial Clusters in Transient Enhanced Diffusion
N.E.B. Cowern, G. Mannino, F. Roozeboom, J.G.M. van Berkum, B. Colombeau and A. Claverie 61

8. Ultra-Shallow P^+-N Junctions for 35 – 70 nm CMOS using Selectively Deposited Very Heavily Boron-doped Silicon-Germanium Films
S. Gannavaram and M.C. Öztürk 73

9.* Selective Epitaxial Si and SiGe for Elevated Source Drain MOSFETs
S.B. Samavedam, A. Dip, A.M. Phillips, J. Smith, J.M. Grant, W.J. Taylor and P.J. Tobin 83

10.* Laser Thermal Processing (LTP) for Fabrication of Ultra-Shallow, Hyper-Abrupt, Highly Activated Junctions for Deca-Nanometer MOS Transistors
S. Talwar, Y. Wang, and C. Gelatos 95

11.* Athermal Annealing of Silicon Implanted with Phosphorus and Arsenic
J. Grun, R.P. Fischer, M. Peckerar, C.L. Felix, B.C. Covington, D.W. Donnelly, B. Boro Djordjevic, R. Mignogna, J.R. Meyer, A. Ting, and C.K. Manka 107

---

* *Invited paper*

12.* Exploring Alternative Annealing Methods for Shallow Junction Formation in Ion Implanted Silicon
K.S. Jones, H. Banisaukis, S. Earles, C. Lindfors, M. Griglione, M.E. Law, S. Talwar, S.W. Falk, D.F. Downey and A. Agarwal 119

13.* Shallow Junction Challenges to Rapid Thermal Processing
L. Larson and B.C. Covington 129

Section II 137
Contacts for Nanoscale CMOS

14.* Aspects of Enhanced Titanium Salicide Formation
L. Kappius and R.T. Tung 139

15. Multi-Substrate $CoSi_2$ Formation Kinetics in a Low-Pressure, Susceptor-Based RTP Tool
A.J. Atanos, V. Parihar and S.-P. Sun 151

16. Metal / Silicon Schottky Barrier Lowering by RTCVD Interface Passivation
Q.W. Ren, W.D. van Noort, L.K. Nanver and J.W. Slotboom 161

Section III 167
Gate Stacks for Nanoscale CMOS

17.* Ultrathin CVD Gate Dielectrics for 130 nm Technology Node
V.H.C. Watt, A. Karamcheti, T.-Y. Luo, H.N. Al-Shareef, M.D. Jackson and H.R. Huff 169

18. High Performance, Highly Reliable Gate Oxide Formed with Rapid Thermal Oxidation In-Situ Steam Generation (ISSG) Technique
Y. Ma, Y.N. Chen, M.M. Brown, F. Li, Y. Chen, J. Eng, Jr., R.L. Opila, Y.J. Chabal, J. Sapjeta, D.A. Muller, G.C. Xing, T. Trowbridge, M. Khau and N. Tam 179

19. High Reliable In Situ Steam Generation Process for 1.5-2.5 nm Gate Oxides
M. Bidaud, F. Guyader, F. Glowacki, F. Monsieur, D. Roy, S. Bruyère, E. Vincent and K. Barla 187

20. Investigation of In-Situ Steam Generated Oxide (ISSG) followed by Remote Plasma Nitridation (RPN) for Effective Oxide Thickness Decrease and Gate Leakage Reduction
K. Eason, R. Jallepally, D. Noble, S. Hattangady, R. Khamankar and A.L.P. Rotondaro 195

21.* Rapid Thermal Processing Using Steam
R. Sharangpani, J.H. Das and S.-P. Tay 203

22. Corona-Charge Evaluation of Thermal SiO_2 Growth by Single-Wafer and Batch Methods
A. Fiory, J. Zhang, P. Frisella, J. Hebb and A. Agarwal 215

---

* *Invited paper*

23. Growth of Ultrathin Nitride on Si(100) by Rapid Thermal N_2 Treatment
Z.H. Lu, A. Khoueir, W. T. Ng and S.-P. Tay 223

24. Gate Dielectrics Formed by Remote Plasma Nitridation of Ultrathin In-Situ Steam Generated (ISSG) Oxides
H.N. Al-Shareef, T.Y. Luo, A. Karamcheti, G.A. Brown, M. Laughery, V.H.C. Watt, K. Torres, M.D. Jackson, H.R. Huff, K. Ahmed, R. Jallepally, D. Noble, N. Tam, and G. Miner 231

25. In-situ Rapid Thermal N_2O Oxidation of NH_3-Nitrided Si for Ultrathin Nitride/Oxide Stack Gate Formation
Y.H. Kim, S.C. Song, H.F. Luan, J.C. Gelpey, A. Kepton, S. Levy, R. Bloom and D.-L. Kwong 239

26. Processing and Characterization of RTCVD Silicon Nitride and Oxynitride Grown in a Single-Wafer RT Cluster Tool
C.P. D'Emic, E.P. Gusev, J. Newbury, P. Kozlowski, K. Chan, T. Zabel and P. Varekamp 247

27.* Integrated Rapid Thermal CVD Oxynitride Gate Dielectric for Advanced CMOS Technology
H.-H. Tseng 255

28. Ultrathin (EOT < 7 Å) Ta_2O_5 Gate Stacks Prepared by an In-Situ RT-MOCVD Process
S.J. Lee, H.F. Luan, C.H. Lee, Y. Senzaki, D. Roberts and D.-L. Kwong 263

29.* High-k Oxides by Atomic Layer Chemical Vapour Deposition
M. Tuominen, T. Kanniainen and. S. Haukka 271

30. Electrical and Chemical Properties of Ultrathin RT-MOCVD Grown Ti-Doped Ta_2O_5
S.J. Lee, H.F. Luan, A. Mao, T.S. Jeon, C.H. Lee, R. Vrtis, D. Roberts and D.-L. Kwong 283

31.* Electrical and Material Properties of Metal Silicate Dielectrics and Metal Gates for Advanced CMOS Devices
V. Misra, M. Kulkarni, G. Heuss, H. Zhong and H. Lazar 291

32. RTCVD Polysilicon Grain Dimension Control
D. O'Meara, J. Conner, H.-H. Tseng, M. Rossow, T. Neil, V. Wang and C.-L. Chang 299

Section IV 307
New Applications of RTP

33.* Mechanisms and Applications of the Control of Dopant Profiles in Silicon Using $Si_{1-x-y}\ Ge_xC_y$ Layers Grown by RTCVD
J.C. Sturm, M.S. Carroll, M. Yang, J. Gray and E. Stewart 309

---

* *Invited paper*

34. High Performance Buried Silicon-Germanium Channel PMOST Fabricated Using Rapid Thermal Processing and Shallow Trench Isolation
D.J. Tweet, S.T. Hsu, D.R. Evans, B. Ulrich, Y. Ono and L. Stecker 321

35. Kinetic Study of In-Situ Copper Oxidation and Reduction Using Rapid Thermal Processing and Its Applications in ULSI
Y.Z. Hu, R. Sharangpani and S.-P. Tay 329

36. Development of an RTA Process for the Enhanced Crystallization of Amorphous Silicon Thin Films
Y.-G. Yoon, T.-K. Kim, K.-B. Kim, J.-Y. Choi, B.-I. Lee, and S.-K. Joo 337

Section V 345
Advances in RTP Systems and Process Monitoring

37. Optimization of Support Temperature in RTA-Tools by Scanning Infrared Depolarization Imaging of Monitor Wafers
H.-D. Geiler, H. Karge and B. Krimbacher 347

38. Wafer Temperature Characterization During Low-Temperature Annealing
W.S. Yoo and T. Fukada 355

39.* Determining the Uncertainty of Wafer Temperature Measurements Induced by Variations in the Optical Properties of Common Semiconductor Materials
B. Adams, A. Hunter, M. Yam and B. Peuse 363

40. Low-Temperature Measurements and Monitors for Rapid Thermal Processing
P.J. Timans, N. Acharya and I. Amarilio 375

41. In Situ Selectivity and Thickness Monitoring based on Quadrupole Mass Spectroscopy during Selective Silicon Epitaxy
E.A. Rying, G.L. Bilbro, M.C. Öztürk and J.C. Lu 383

42. Optimization and Control of Gas Flows in an RTCVD Reactor
Y. Rainova, K. Antonenko, A. Barchotkin and J. Pezoldt 393

43.* LEVITOR 4000: An Advanced RTP System Based on Conductive Heat Transfer
V.I. Kuznetsov, A.B. Storm, G.J. Snijders, C. de Ridder, T.A.M. Ruijl, J.C.G. van der Sanden and E.H.A. Granneman 401

44. Ultra-Shallow Junction Formation of BF_2^+ Implants Using a Low-Pressure, Hot-Wall Rapid Thermal Anneal
V. Parihar, A.J. Atanos, K. Reddy and J.-F. Daviet 413

45. Temperature Gradient Rapid Thermal Processor
J.-M. Dilhac and C. Ganibal 421

46.* Spike Thermal Processing Using Arc-Lamps
D.M. Camm and M.E. Lefrançois 429

---

* *Invited paper*

47. Novel High Ramp-Down Rate and Reflector Design in Rapid Thermal Processing
M.H. Lee and C.W. Liu 437

48. Improved Performance of a Fast-Ramp RTA System through Recipe and Controller Optimization
S. Ramamurthy, A. Mayur, D. de Roover, and J.L. Ebert 445

Section VI 453
Author Index and Key Word Index

Author Index 455

Key Word Index 459