

TABLE OF CONTENTS

	Page No
Preface	iii
PART I : SOI MATERIALS	
The SOI odyssey	1
P.L.F. Hemment	<i>Invited</i>
Thin film transfer by Smart Cut technology beyond SOI	13
C. Mazure	<i>Invited</i>
Quality improvement of SIMOX wafers by utilizing nitrogen-doped Cz Silicon crystal	21
K. Kawamura, I. Hamaguchi, T. Sasaki, S. Takayama, Y. Nagatake, A. Matsumura	<i>Invited</i>
Ultrathin SOI wafer fabrication and metrology	33
C. Maleville	<i>Invited</i>
Replacing the BOX with buried alumina: improved thermal dissipation in SOI MOSFETs	45
K. Oshima, S. Cristoloveanu, B. Guillaumot, G. Le Carval, H. Iwai C. Mazuré, M.S. Kang, Y.H. Bae, J.W. Kwon, S. Deleonibus, J.H. Lee	
Studies on novel SOI-structure with AlN film as buried insulator	51
C. Lin, M. Zhu, C. Men, Z. An, M. Zhang	
Fabrication of sub-micron active layer SSOI substrates using ion splitting and wafer bonding technologies	57
F.H. Ruddell, M.F. Bain, S. Suder, R.E. Hurley, B.M. Armstrong, V.F. Fusco, H.S. Gamble	
Back-end analysis of SOI substrates incorporating metallic layers using a novel non-destructive picosecond ultrasonic technique	63
M.F. Bain, N.D. McCusker, P. McCann, W.A. Nevin, H.S. Gamble	
Silicon-on-insulator-multilayer structure fabricated by epitaxial layer transfer	69
W. Liu, X. Xie, Q. Lin, Z. Zhang, C. Lin	
Status of 300 mm SOI material: comparisons with 200 mm	75
H. Hovel, M. Almonte, P. Tsai, J.D. Lee, S. Maurer, R. Kleinhenz, D. Schepis, R. Murphy, P. Ronsheim, A. Domenicucci, J. Bettinger, D. Sadana	
A study on selective Si_{0.8}Ge_{0.2} etch using polysilicon etchant diluted by H₂O for three-dimensional Si structure application	81
S.M. Kim, C.W. Oh, J.D. Choe, C.S. Lee, D.G. Park	
Estimation of oxygen dose by spectroscopic ellipsometry and investigation of oxide formation mechanism by FT-IR for 16O⁺-implanted Si wafers	87
H. Iikawa, M. Nakao, K. Izumi	

Development of SiC substrate with buried oxide layer for electron-photon merged devices	93
M. Nakao, S. Hirai, K. Izumi	
Very low Schottky barrier to n-type silicon with PtEr-stack silicide	99
X. Tang, J. Katcki, E. Dubois, J. Ratajczak, G. Larrieu, P. Loumaye, O. Nisole, V. Bayot	
Defects and electrical consequences in SOI buried oxides	105
H.J. Hovel, M. Almonte, J.D Lee, D. Sadana, A. Domenicucci, J. Bettinger	
Relaxed SiGe-on-insulator substrates through implanting oxygen into pseudomorphic SiGe/Si heterostructure	111
M. Zhang, Z. An, Y. Wu, Z. Di, P. Chu, C. Lin	
Effect of silicon nitride and silicon dioxide bonding on the residual stress in layer-transferred SOI	117
A. Tiberj, J. Camassel, N. Planes, Y. Stoemenos, H. Moriceau, O. Rayssac	

PART II : DOUBLE-GATE AND VARIOUS SOI DEVICES

Fully depleted SOI process and device technology for digital and RF application	123
F. Ichikawa, Y. Nagatomo, Y. Katakura, S. Itoh, H. Matsushashi, N. Hirashita, S. Baba	
	<i>Invited</i>
Emerging silicon-on-nothing (SON) devices technology	133
T. Skotnicki, S. Monfray, C. Fenouillet-Beranger	
	<i>Invited</i>
60-nm gate length SOI CMOS technology optimised for “System-on-a-SOI-chip” solution	149
K. Imai, S. Maruyama, T. Suzuki, T. Kudo, S. Miyake, M. Ikeda, T. Abe, S. Masuda, A. Tanabe, J-W. Lee, K. Shibahara, S. Yokoyama, H. Ooka	
	<i>Invited</i>
High performance strained-SOI CMOSFETs	159
S-I. Takagi, T. Mizuno, T. Tezuka, N Sugiyama, T. Numata, K. Usuda, Y. Moriyama, S. Nakaharai, J. Koga, A. Tanabe, T. Maeda	
	<i>Invited</i>
Real space transfer devices in SOI	175
S. Luryi	
	<i>Invited</i>
Issues in high performance FinFET and FDSOI transistor design	185
J. Kedzierski, M. Jeong, E. Nowak	
	<i>Invited</i>
Extremely scaled FinFETs and ultra-thin body SOI CMOS Devices	197
S. Balasubramanian, L. Chang, Y.-K. Choi, D. Ha, J. Lee, P. Ranade, S. Xiong, J. Bokor, C. Hu, T.-J. King	
	<i>Invited</i>
Ultralow-power FD-SOI design for future mobile systems	209
T. Douseki, H. Kyuragi	
	<i>Invited</i>

Status and development of future PD/SOI MOSFETs	215
S. Krishnan	<i>Invited</i>
Investigation of charge control related performances in double-gate SOI MOSFETs	225
V. Kilchytska, T.M. Chung, H. van Meer, K. de Meyer, J.P. Raskin, D. Flandre	
Substrate bias effects in SOI FinFETs	231
J. Pretet, F. Dauge, A. Vandooren, L. Mathew, B.-Y. Nguyen, J. Jomaah, S. Cristoloveanu	
The nanoscale double-gate MOSFET for analog applications	237
D. Jimenez, B. Iniguez, J. Sune, J.J. Saenz	
The benefit of SOI technologies for low-voltage RFID applications	243
P. Villard, J. Jomaah, B. Gomez, J. De Pontcharra, D. Save, S. Chouteau, E. Mackowiak	
A novel CMOS memory cell architecture for ultra-low power applications operating up to 280°C	249
D. Levacq, V. Dessard, D. Flandre	
Multi-fin double-gate MOSFET fabricated by using (110)-oriented SOI wafers and orientation-dependent etching	255
Y. Liu, K. Ishii, T. Tsutsumi, M. Masahara, H. Takashima, E. Suzuki	
Impact of the graded-channel architecture on double gate transistors for high-performance analog applications	261
M.A. Pavanello, J.A. Martino, T.M. Chung, A. Kranti, J.-P. Raskin, D. Flandre	
Characteristics of two types of MEMS resonator structures in SOI applications	267
S. Myllymaki, E. Ristolainen, P. Heino, A. Lehto, K. Varjonen	
High-voltage super-junction SOI-LDMOSFETs with reduced drift length	273
J.M. Park, T. Grasser, S. Selberherr	
Comparative study of the dynamic performance of bulk and FDSOI MOSFET by means of a Monte Carlo simulation	283
R. Rengel, D. Pardo, M.J. Martín	
Partially depleted SOI dynamic-threshold MOSFET for low-voltage and microwave applications	289
M. Dehan, J.-P. Raskin, D. Vanhoenacker	
Figures-of-merit of intrinsic, standard-doped and graded-channel SOI and SOS MOSFETs for analog baseband and RF applications	295
D. Levacq, M. Dehan, D. Flandre, J.-P. Raskin	
Comparison of SOI, poly-Si TFT and bulk Si MOS performance using gm/ID methodology	301
K. Takatori, D. Flandre	

Optimization of ultra-thin body, fully-depleted SOI device, with raised source/drain	307
J. Egley, A. Vandooren, B. Winstead, E. Verret, B. White, B.-Y. Nguyen	

PART III : DEVICE PHYSICS AND MODELING

Device models for silicon-on-insulator (SOI) insulated-gate PN-junction devices for electrostatic discharge (ESD) protection circuit design	313
Y. Omura, S. Wakita	
Evidence for a "linear kink effect" in ultra-thin gate oxide SOI MOSFETs	319
A. Mercha, E. Simoen, J.-M. Rafi, C. Claeys, N. Lukyanchikova, M. Petrichuk, N. Garbar	
An accurate model for threshold voltage and S-factor of partially-depleted surrounding gate transistor (PD-SGT)	325
Y. Yamamoto, M. Hioki, R. Nishi, H. Sakuraba, F. Masuoka	
Reduction of pass-gate leakage by silicon-thickness thinning in double-gate MOSFETs	331
W. Sakamoto, T. Endoh, H. Sakuraba, F. Masuoka	
Accurate and efficient method for accelerated history effect simulations	337
T. Poiroux, G. Labourey, P. Flatresse, O. Faynot, M. Belleville, D. Souil, B. Giffard	
Electron mobility in strained-Si inversion layers grown on SiGe-on-insulator substrates	343
F. Gamiz, J.B. Roldan, A. Godoy, P. Cartujo-Cassinello, F. Jimenez-Molinos	
Strained Si/SiGe channels: a new performance advantage for PD/SOI CMOS	349
W. Zhang, J.G. Fossum	
Modeling of Coulomb scattering of electrons in ultrathin symmetrical DG SOI transistor	355
J. Walczak, B. Majkusiak	
Comparison of partially and fully depleted SOI transistors down to the sub 50-nm-gate length regime	361
L. Dreeskornfeld, J. Hartwich, E. Landgraf, R.J. Luyken, W. Rösner, T. Schulz, M. Städele, D. Schmitt-Landsiedel, L. Risch	
Saturation current model for the n-channel G⁴-FET	367
B. Dufrene, B. Blalock, S. Cristoloveanu, M. Mojarradi, E. Kolawa	
Quasi-three-dimensional device simulation of fully depleted MOSFET/SOI focused on surface roughness	373
M. Nakao, H. Iikawa, K. Izumi	

Threshold voltage quantum simulations for ultra-thin silicon-on-insulator transistors	379
J. Lolivier, S. Deleonibus, F. Balestra	
Impact of quantum-mechanical effects on the double-gate MOSFET characteristics	383
F. Daugé, J. Jomaah, G. Ghibaudo	
Analysis of HALO implant influence on the self-heating and self-heating enhanced impact ionization on 0.13 μm floating-body partially-depleted SOI MOSFET at low temperature	389
M.A. Pavanello, J.A. Martino, E. Simoen, A. Mercha, C. Claeys, H. van Meer, K. De Meyer	
SOI thermal resistance and its application to thermal modeling of SOI MOSFETs	395
M.-C. Cheng, F. Yu	
Fully-quantum theory of SOI MOSFETs	401
T.J. Walls, V.A. Sverdlov, K.K. Likharev	
Oxidation simulation of silicon nanostructure on silicon-on-insulator substrates	407
M. Uematsu, H. Kageshiwa, K. Shiraishi	

PART IV : CHARACTERISATION AND RELIABILITY ISSUES

Characterization of SOI wafers by photoluminescence spectroscopy, decay and micro/macro-mapping	413
M. Tajima	<i>Invited</i>
Feasibility of surface photovoltage based characterization of ultra-thin SOI wafers	425
L. Lukasiak, E. Kamieniecki, A. Jakubowski, J. Ruzyllo	
Analysis of soft errors in floating channel type surrounding gate transistor (FC-SGT) DRAM cells	431
F. Matsuoka, F. Masuoka	
Radiation damage in deep submicron partially depleted SOI CMOS	437
E. Simoen, J.M. Rafi, A. Mercha, X. Serra-Gallifa, H. van Meer, K. De Meyer, C. Claeys, M. Kokkoris, E. Kossionides, G. Fanourakis	
Study of the leakage drain current in graded-channel SOI nMOSFETs at high-temperatures	443
M. Bellodi, J.A. Martino	
Radiation response of SOI CMOS transistors/4M SRAMs fabricated in UNIBOND substrates	449
S.T. Liu, W. Heikkila, K. Golke, B. Stinger, M. Flanery, A. Hurst, G. Panning, G. Kirchner, W.C. Jenkins	

Nature of high-temperature charge instability of fully depleted SOI MOSFETs	455
A.N. Nazarov, V.S. Lysenko, J.P. Colinge, D. Flandre	
Control of SEU in SOI SRAMs through carrier lifetime engineering	461
S. Mitra, D.P. Ioannou, S.T. Liu, D.E. Ioannou	
Evaluation of commercial ultra-thin SOI substrates using confocal laser inspection system	467
A. Ogura, O. Okabayashi	
Extraction of high frequency noise parameters of 0.25 μm partially depleted silicon-on-insulator MOSFET : impact of the high resistivity substrate	473
R. Daviot, O. Rozeau, S. Chouteau, N. Abouchi, J. De Pontcharra, A. Grouillet, L. Tosti	
Temperature and magnetic field dependence of the carrier mobility in SOI wafers by the pseudo-MOSFET method	479
C. Rossel, D. Halley, S. Cristoloveanu	
Carrier lifetimes in SOI material	487
H. Hovel	
Total dose radiation hardness of double-gate ultra-thin SOI MOSFETs	493
C.R. Cirba, S. Cristoloveanu, R.D. Schrimpf, L.C. Feldman, D.M. Fleetwood, K.F. Galloway	
Steady-state characterization of partially depleted SOI CMOS gates	499
A. Bracale, E. Dupont-Nivet, J.-L. Pelloie	
Changes in the parameters of silicon-on-insulator structures under irradiation	505
I.V. Antonova, D.V. Nikolaev, O.V. Naumova, S.A. Smagulova, V.P. Popov	
Spectroscopic ellipsometry characterization of the interfacial roughness in SIMOX wafer	511
W.J. Li, Z.R. Song, K. Tao, Y.H. Yu, X. Wang, S.C. Zou	
Subject Index	517
Author Index	520