

TABLE OF CONTENTS

Preface	iii
---------------	-----

Copper Deposition

Relation of Contact Resistance Reduction and Process Parameters of Bonded Copper Interconnects in Three-Dimensional Integration Technology	1
<i>K.N. Chen, A. Fan, C.S. Tan, and R. Reif</i>	
ECD Seed Copper Layer for Seed Enhancement in Advanced Interconnects	6
<i>P.H. Haumesser, S. Da Silva, M. Cordeau, X. Avale, O. Pollet, T. Mourier, G. Passemard, R. Baskaran, and T. Ritzdorf</i>	
Ultra-thin Tungsten CVD Nucleation Layer for Sub-100 nm Contact Applications	16
<i>J. Gupta, J. Sudijono, L.C. Hsia, and S. Singh</i>	
Three-Dimensional Simulation of Superconformal Copper Deposition Based on the Curvature-Enhanced Accelerator Coverage Mechanism	21
<i>E. Bar, J. Lorenz, and H. Ryssel</i>	
Copper Electrodeposition of High Aspect Ratio Vias for Three-Dimensional Packaging	28
<i>K. Kondo, T. Yonezawa, M. Tomisaka, H. Yonemura, M. Hoshino, Y. Taguchi, and K. Takahashi</i>	
Copper Electroplating Process with Improved Stability, Conductivity and Total Cost of Ownership	33
<i>R. Preisser, T. Dretschkow, and H. Fuerhaupter</i>	
Electroplating of Copper-Tin Alloys	40
<i>R. Chebiam, C-C. Cheng, H. Simka, A. Budrevich, and V. Dubin</i>	
Interactions between the Conditions of Copper Electrodeposition and the Density of Hillocks	47
<i>S. Petitdidier, M. Gregoire, S. Segaud, S. Courtas, M. Juhel, J.P. Jacquemin, and L. Dumas</i>	
Detection of Accelerator Breakdown Products in Copper Plating Baths	53
<i>M. Pavlov, E. Shalyt, P. Bratin, and D.M. Tench</i>	
Copper Nucleation on Platinum in the Presence of Additives in Acid Copper Solution	63
<i>J. Han, M. King, M. Stawasz, and T. Baum</i>	

An <i>in-situ</i> FTIR Study on Palladium Displacement Reaction for Autocatalytic Electroless Copper Deposition	79
<i>Y-J. Oh and C-H. Chung</i>	
New Additives for Super-Conformal Electroplating of Ag Thin Film for ULSI	88
<i>J.J. Kim, E.J. Ahn, and J.M. Seo</i>	
The Role of Chloride Ion in Copper Electrodeposition from Acidic Baths Containing Cl ⁻ , PEG, and SPS	94
<i>M. Tan, and J.N. Harb</i>	
The Influence of 2,2'-Dipyridyl on Non-Formaldehyde Electroless Copper Plating	99
<i>J. Li, H. Hayden, and P.A. Kohl</i>	
Influence of the Anode in the Damascene Process Investigated by Electro-Chemical Impedance Spectroscopy	112
<i>C. Gabrielli, P. Mocotrguy, H. Perrot, A. Zdunek, D. Nieto-Sanz, and M.C. Clech</i>	
Investigation of Copper Bath Ageing in the Damascene Process by Electro-chemical Impedance Spectroscopy	129
<i>C. Gabrielli, P. Mocoteguy, H. Perrot, A. Zdunek, D. Nieto-Sanz, and M.C. Clech</i>	

Barrier Films

The Proposal of All-Wet Fabrication Process for ULSI Interconnects Technologies – Application of Electroless NiB Deposition to Capping and Barrier Layers	137
<i>M. Yoshino, Y. Nonaka, T. Yokoshima, and T. Osaka</i>	
Thickness Effect on the Diffusion Barrier Properties of ZrN in Cu/ZrN/Si Systems	146
<i>C-S. Chen, C-P. Liu, H-G. Yang, and C-Y. A. Tsao</i>	
Characterization of Electroless Plated CoWB Barrier Films	154
<i>V. Mathew, R. Chatterjee, S. Garcia, L. Svedberg, Z-X. Jiang, R. Gregory, K-H. Lie, and K. Yu</i>	
Effect of Ta ₂ N Crystallinity on Diffusion Barrier Properties	161
<i>H-C. Chung and C-P. Liu</i>	
Use of Ti _x TiN as Cap Layer for the Formation of Cobalt Silicide	167
<i>M. Vulpio, D. Fazio, M. Bileci, D. Mello, and C. Gerardi</i>	
Ruthenium-Based Copper Diffusion Barrier: Studied by Electrochemistry, SIMS Depth Profiling, and Sheet Resistance Measurements	174
<i>O. Chyan, R. Chan, T. Arunagiri, R.M. Wallace, M.J. Kim, and T. Hurd</i>	

Low-k Inter Level Dielectric Films and CMP

- A Novel Approach for Dual Damascene Trench Etch for 90 nm Low-k Inter-Connect with No Middle Etch Stop Layer 182
T.Q. Chen, H. Cong, W.P. Liu, Y.K. Siew, Y. Pradeep, L.C. Hsia, R. Jaiswal, A. Jain, and I. Sim
- Electrical and Mechanical Properties of Nitrogen and Fluorine Incorporated Organosilicate Glass Prepared by Plasma Enhanced Chemical Vapor Deposition 188
S-K. JangJian, C-P. Liu, W-S. Hwang, S-W. Chen, K-H. Wei, and Y-L. Wang
- Development of Spin-on Dielectric (SiLK™) Etch Process for 0.13 μ Cu-Low k Interconnects Technology 195
B. Ramana Murthy, Y.W. Chen, and X.T. Chen
- The Pore Structure, Property, and Performance of a Spin-on Porous Low-k Dielectric 204
Y. Liu, B. Foran, D. Gidley, W-L. Wu, H. Shirataki, and H. Hanahata
- Evaluation of Low-k Porous Silica Film Incorporated with Ethylene Groups 210
Y. Uchida, M. Oikawa, Y. Itoh, and K. Ishida
- Strip Process Optimization for Porous ULK Films 216
I.J. Kalinowski, C. Bourlot, A. Marfoure, O. Louveau, S. Li, J. Su, G.W. Hills, and D. Louis
- Characterization of Plasma Strip Processes on OSG Low-k Dielectric Films 224
S. Li, K. Ostrowski, I.J. Kalinowski, J. Su, and G.W. Hills
- Reliability Characterization of Organic Ultra Low-k Film Using Voltage Breakdown 232
A. Krishnamoorthy, B. Ramany Murthy, K.Y. Yiang, and W.J. Yoo
- Process-Induced Voiding in Copper Interconnect Metallization 237
P. Lindgren, K. Downes, S. Kole, W. Murphy, E. Cooney III, M. Goldstein, and J. Chapple-Sokol
- Planarization of Copper Layer for Damascene Interconnection by Electrochemical Polishing in Alkali-Based Solution 244
G-S. Park, Y-J. Oh, and C-W. Chung
- Characterization of a Colloidal Silica Slurry for 0.13 μ m Devices in a Copper CMP Process 253
J. Cadenhead, G. Huffman, D. Lewis, A. Pamatat, J. Verizzo, S. Usmani, and J. Siddiqui
- Mechanisms of Using Organic Acids to Clean Copper Surfaces 259
T. Yagishita, K. Ishikawa, and M. Nakamura

Advanced Packaging

3-Dimensional Chip Stacking for High-Density Electronic Packaging	264
<i>K. Takahashi, K. Tanida, M. Umemoto, K. Kojima, M. Ishino, and M. Bonkohara</i>	
AUTHOR INDEX	270
SUBJECT INDEX	274