

Silicon Surface and Interface Issues for Nanoelectronics

by Yves J. Chabal and Leonard C. Feldman

To a large extent, the silicon revolution is based on the wonderful properties of the silicon/silicon dioxide interface. The importance of this structure has been documented and cited in many articles and books on the history of technology.¹⁻³ Clearly, it is the most important materials interface in current process technologies.

Briefly, oxidation of silicon results in a large bandgap, uniform, dielectric layer of amorphous SiO₂, with the proper band-offsets to allow both p- and n-channel devices to be fabricated. Most important, modern growth and annealing techniques result in interface defect levels that are sufficiently small so that carrier transport is close to theoretical limits expected for SiO₂. These excellent qualities have served the community well and been preserved as the basic metal-oxide-semiconductor field-effect transistor (MOSFET) device has scaled down over the last four decades.

Research in the last twenty years has exploited almost every conceivable surface/thin-film probe to establish the underlying physical nature of this critical solid-state interface. Of particular interest has been the nature of the starting silicon surface, the kinetics of the oxidation process, the structure and solid-state chemistry of the silicon-silicon dioxide interface and the relationship of the structure to the electronic properties.

Until recently, our understanding of the growth processes was captured in the Deal-Grove model of oxidation, based on oxygen diffusion and interface reactions.⁴ Many studies have shown that this model is not a good representation of growth at the modern scale of ~2 nm, and an atomic level description is required.

Interface structure may be characterized as follows: a very thin suboxide layer (< 2 monolayers) exists, as demonstrated from X-ray photoelectron spectroscopy (XPS) and infrared spectroscopy;⁵ a small region (~3 monolayers) of distorted silicon exists within the sub-

strate, below the two monolayer suboxide, as demonstrated by ion scattering;⁶ the "as-grown" interface has ~10¹²/cm² dangling bonds with electronic states within the oxide energy gap; and this interface (defect) state density can be reduced to ~10¹⁰/cm² when the structure is annealed in hydrogen (or forming gas, 95% nitrogen and 5% hydrogen) as indicated by electron paramagnetic resonance and electrical measurements.⁷ Transmission electron microscopy verifies the sharp interface and the basic structure described above.

The aspect of nanoscale that has received the most recent attention is the need for an alternate dielectric of higher dielectric constant. In short, scaling demands < 2 nm oxides, which then display quantum mechanical tunneling, revealed as a power consuming leakage current. The solution is a material of higher dielectric constant with greater thickness, to keep the equivalent oxide thickness (EOT) constant, while drastically reducing the tunneling leakage. All desirable features of traditional SiO₂ described above must be preserved. However, new challenges arise as we face the future of nanoscale devices with these different gate dielectric materials. At the nanoscale level, the starting surface plays a critical role in terms of perfection, flatness, and cleanliness. Growth is an evermore delicate process requiring atomic control; and structure, interface perfection, and defect levels must all be confronted again. One prospect that capitalizes on the integrity of silicon oxide, integrates a combined dielectric consisting of interfacial SiO₂ (or SiON) followed by alternate dielectrics. To be viable, this compound dielectric requires an ultrathin, high quality silicon dioxide that once again tests interface science, not only with respect to the silicon substrate but also with respect to the dielectric/dielectric interface. This is the outstanding materials challenge in MOS technology.

In all cases, the community must approach the problem from the atomic level, seeking optimum bonding config-

urations, monolayer control of growth, and unprecedented control and reliability.⁸

Current Practices and Understanding

Pre-cleaning of silicon surfaces—Aqueous treatment of silicon surfaces is the first step to control the interfaces.⁹ Wet etching operates in two ways: it removes oxides and impurities from the surface at relatively low temperatures (<100°C) and terminates the silicon surface either with a hydrogen monolayer or a thin oxide film. In some cases, the process can also modify the structure of the silicon substrate. Given the enormous practical importance of wet chemical treatment of silicon wafers during processing, each aspect of the process has been studied extensively.⁹ The removal of (i) metal and hydrocarbon impurities is achieved by acid/peroxide solutions (e.g., HCl/H₂O₂/H₂O and H₂SO₄/O₂/H₂O), (ii) particles by basic solutions that simultaneously oxidize and etch the surface (e.g., NH₄OH/H₂O₂/H₂O), and (iii) oxides by fluoride solutions that leave the surface H terminated. The mechanisms leading to hydrogen passivation of silicon surfaces by HF etching are now well understood.¹⁰ In particular, the reason that HF etching does not lead to F-termination even though Si-F is more stable than Si-H, is that chemisorption of fluorine on the surface Si atom (upon removal of the last oxygen atom) polarizes the Si-Si back bonds. Thus, while the Si-F bond is stable, the Si-Si back bonds are weakened by this polarization and the complete fluorination of the Si occurs, leaving behind a more neutral (less polar) hydrogen-terminated surface. The initial top silicon surface atom is removed by forming SiF₄ complexes that are dispersed in the solution. Hydrogen passivated surfaces are remarkably stable in the main components of air (oxygen, nitrogen, water vapor)¹¹ and only become slowly oxidized in air due to radical-mediated reactions. In solutions, hydrogen passivated surfaces may also

(continued on next page)

remain stable unless aggressive oxidizing agents are used such as peroxides. The degree and completeness of oxidation varies depending on the exact reagents. Among the four main methods (SC_1 , SC_2 , piranha, and nitric)⁹, the sulfuric/peroxide (piranha or SPM) treatment leads to the most homogeneous, thinnest, and hydrogen-free oxide.¹² Starting with hydrogen-free oxides is important because some aspects of hydrogen within device structures can cause problems (reliability, etc).

An important aspect of wet processing is the potential control of the surface morphology via preferential etching. A beautiful illustration comes from buffered HF etching of Si(111) and Si(100), which makes it possible to slowly etch silicon after the oxide is removed. Such etching is highly preferential, leading to the formation of atomically flat monohydride-terminated Si(111) surfaces¹³ and atomically rough, multihydride-terminated Si(100) surfaces (Fig. 1). Similar behavior is observed for etching of H-terminated silicon in hot water¹⁴ and in KOH solutions.¹⁵




Fig. 1 Infrared absorption spectra of (left) atomically rough H/Si(100) characterized by a broad and structured spectrum representing several hydride termination (mono-, di-, trihydrides) and (right) atomically smooth H/Si(111) surfaces defined by a sharp, resolution limited feature polarized perpendicular to the surface.

Initial oxidation of silicon—Many factors influence silicon oxidation: thermodynamic drive for oxygen agglomeration, kinetic barrier to oxygen surface and bulk diffusion, pathways for oxygen decomposition and strain of silicon oxide in the vicinity of crystalline silicon. It is not surprising that several regimes can be identified, even for the simple oxidation of clean silicon in an ultrahigh vacuum environment.

Regime 1: oxygen insertion into silicon (top silicon double layer): Both O_2 and H_2O oxidation have been studied. The reactants readily dissociate: O_2 into a silanone configuration¹⁶ and H_2O into OH and H,¹⁷ forming metastable structures. Annealing studies clearly show that there is a thermodynamic driving force for oxygen to insert into the back bonds of the surface silicon atoms, and to agglomerate into atomic scale clusters

with three oxygen atoms bound to a surface silicon atom. The presence of hydrogen atoms in H_2O dissociation only affects the kinetics of migration.¹⁸ Oxidation of deeper layers (> top double layer) require higher activation energies. Consequently, the first regime of oxidation is characterized by a highly inhomogeneous process, driven by thermodynamics and controlled by kinetic (and chemical) factors.

Oxidation of a hydrogen-passivated silicon surface is emerging as an industrially critical area.¹⁹ Generally, the barriers for oxygen insertion are much higher, particularly for H_2O oxidation,^{18,20} and the surface oxide structures are stabilized by hydrogen similar to H_2O oxidation of clean Si. But the nature of the oxidation is similar, with formation of highly oxygen-coordinated structures involving only the top double layer.

For both clean and H-terminated silicon oxidation, the complete layer growth is achieved by two-dimensional oxide island nucleation.²¹ As the oxidation nears completion, strain begins to play a role, and to affect the nature of the deeper oxidation.

Regime 2: Layer-by-layer oxidation (beyond the top double layer): After the surface oxide layer becomes continuous (~0.5 nm thick), Hattori has shown using high resolution XPS that the nature of the

Si oxidation states vary periodically (period ~ 0.7 nm) as oxidation proceeds.¹⁹ This observation indicates that oxidation occurs at the Si/SiO₂ interface and proceeds layer-by-layer. This behavior extends at least to the first 2 nm of oxide, a depth accessible to XPS. Diffusion of oxygen to the Si/SiO₂ interface with subsequent oxidation has been unambiguously demonstrated by medium energy ion scattering (MEIS) studies²² using isotopic markers (¹⁸O). If a thin oxide involving only ¹⁶O (i.e., Si¹⁶O₂) is further oxidized using only ¹⁸O, the isotopic species ¹⁸O is found only at the Si/SiO₂ interface (and a small amount at the surface) with no detectable ¹⁸O inside the original oxide film, confirming oxygen diffusion through the oxide and reaction only at the lower interface. The presence of a small amount of ¹⁸O at the surface may simply reflect isotopic exchange or

point to surface reaction as a requirement for subsequent atomic oxygen diffusion. The pressure dependence of the evolution of the ¹⁸O peaks in MEIS is distinctly slower than the linear dependence consistent with Deal-Grove behavior.

Future Directions

Silicon oxynitridation—Over a decade ago it was found that adding nitrogen to SiO₂ improves MOSFET properties such as hot electron degradation, dopant diffusion from a heavily doped polygate and results in a somewhat higher dielectric constant (often in the range 5.5-6.5). Deleterious effects of nitrogen additions have also been reported including increased trapped charge and lower inversion layer mobility. For example, while oxynitrides are good diffusion barriers preventing the deleterious diffusion of H, B, and metal diffusion (from high-κ dielectrics), they also limit O₂ and NO penetration, strongly modifying the growth kinetics in a non-linear manner. Nevertheless the advantages are sufficient for widespread use.

Many oxynitridation/nitridation methods have been employed including thermal growth in N₂, NO, N₂O, NH₃ as well as metallorganic chemical vapor deposition (MOCVD), rapid thermal (RT)CVD, plasma-enhanced (PE)CVD, jet vapor deposition (JVD), and atomic layer (AL)CVD.²³ In addition to these growth techniques shallow N implants into silicon can be incorporated into a grown oxide with some of the same benefits. Both the gas phase and solid-state chemistry of the nitridation process may be complicated. For example, gas-phase N₂O at high temperature rapidly decomposes to its main equilibrium constituents of NO, O₂, and N₂. Because this may occur during the actual exposure, the dynamics of growth may be strongly time dependent. In the solid state there is evidence that oxygen atoms can remove nitrogen through an exchange mechanism, to form the more thermodynamically stable SiO₂. That exchange (and out-diffusion) is more probable near the vacuum surface than the lower interface is part of the explanation for the accumulation of nitrogen at the silicon/dielectric interface, a fortunate circumstance!

High-κ dielectrics growth—The main challenge of amorphous high-κ dielectrics growth is the control of the silicon/oxide interface. Promising materials have been identified (HfO₂, ZrO₂, Al₂O₃) based on their thermodynamic properties. Yet, despite their stability compared to Si and SiO₂, an interfacial SiO₂ layer is formed during growth, even when relatively low-temperature atomic layer deposition (ALD) methods are used. Clearly, the need for *in situ*

characterization during growth is essential. A common starting surface to minimize interfacial SiO₂ formation is the H-passivated silicon surface obtained by HF etching. Dielectric growth directly on such a surface under some circumstances may yield an interfacial SiO₂ layer that is thinner than 1 nm, but it is often not sufficient to ensure 0.5 nm EOT. A value of 0.5 nm is often noted as required for the gate stack system under inversion where MOSFET operation ensues. The solid-state community is now exploring the possibility of further functionalizing the silicon surface, for instance, starting with H-passivated surfaces as noted above. Additionally, ammonia pretreatments can form a thin nitride layer that effectively prevents SiO₂ formation. Chlorination of H-terminated surfaces has also been demonstrated and proposed as a possible template for high-κ dielectrics growth. The jury is still out on the effectiveness of such pretreatment schemes. In the meantime, deposition of silicates is being explored as a powerful compromise between the larger dielectric constant achievable (often about 15-20) and amorphous oxides/nitrides of lower dielectric constant but more stable interface characteristics.

Another approach is the growth by molecular beam epitaxy (MBE), of crystalline epitaxial oxides directly on clean silicon surfaces. While the growth temperatures are typically higher than for atomic layer deposition (ALD) growth, interface sharpness is better in some cases.

Conclusions

The silicon-based roadmap (International Technology Roadmap for Semiconductors, ITRS), provides a pathway for silicon-based technology until ~2020. Success is heavily dependent on new materials and the gate dielectric layer (and gate electrode) is one of the most critical issues. Whether grown by MOCVD, MBE, ALD, or thermally, ultrathin dielectric films can be achieved only with the highest control of the initial surface chemical configuration and the process itself. This will be accomplished through the tools and techniques of surface science and the creativity of materials scientists. ■

References

1. L. C. Feldman, in *Fundamental Aspects of Silicon Oxidation*, Y. J. Chabal, Editor, pp. 46, 1, Springer, New York (2001).
2. L. C. Feldman, E. P. Gusev, and E. Garfunkel, in *Fundamental Aspects of Ultrathin Dielectrics on Si-Based Devices*, p. 1, E. Garfunkel, E. P. Gusev, and A. Ya Vul, Editors, Kluwer Academic Publishers, Amsterdam (1998).
3. M. Riordan and L. Hodson, *Crystal Fire*, W.W. Norton and Company, New York (1997).
4. B. E. Deal and A. S. Grove, *J. Appl. Phys.*, **36**, 3770 (1965).
5. F. J. Himpsel, F. R. McFeely, A. Talebibrabimi, J. A. Yarmoff, and G. Hollinger, *Phys. Rev. B*, **38**, 6084 (1988); M. K. Weldon, K. T. Queeney, Y. S. Chabal, B. B. Stefanov, K. Raghavachari, *J. Vac. Sci. Technol., B*, **17**, 1795 (1999).
6. A. Bongiorno, A. Pasquarello, M. S. Hybertson, and L. C. Feldman, *Phys. Rev. Lett.*, **90**, 186101 (2003).
7. A. Stesmans, *J. Appl. Phys.*, **88**, 489 (2000).
8. *Fundamental Aspects of Silicon Oxidation*, Vol. 46, Y. J. Chabal, Editor, Springer, New York (2001).
9. *Handbook of Silicon Wafer Cleaning Technology: Science, Technology, and Applications*, D. C. Burkman, D. Deal, D. C. Grant, D. A. Peterson, and W. Kern, Editors, Noyes Publ., p. 433, Park Ridge, NJ (1993).
10. G. W. Trucks, K. Raghavachari, G. S. Higashi, and Y. J. Chabal, *Phys. Rev. Lett.*, **65**, 504 (1990).
11. X. Zhang, Y. J. Chabal, E. Garfunkel, S. B. Christman, and E. E. Chaban, *Appl. Phys. Lett.*, **79**, 4051 (2001).
12. A. B. Gurevich, M. K. Weldon, Y. J. Chabal, and R. L. Opila, *Appl. Phys. Lett.*, **74**, 1257 (1999).
13. G. S. Higashi, Y. J. Chabal, G. W. Trucks, and K. Raghavachari, *Appl. Phys. Lett.*, **56**, 656 (1990).
14. S. Watanabe and Y. Sugita, *Surf. Sci.*, **327**, 1 (1995).
15. M. A. Hines, *Ann. Rev. Phys. Chem.*, **54**, 29 (2003).
16. X. Zhang, Y. J. Chabal, K. Raghavachari, and E. Garfunkel, *Phys. Rev. B*, **66**, 161315 (2002).
17. K. Raghavachari, L. M. Struck, and Y. J. Chabal, *Chem. Phys. Lett.*, **252**, 230 (1996).
18. A. Esteve, Y. J. Chabal, K. Raghavachari, M. K. Weldon, K. T. Queeney, and M. D. Rouhani, *J. Appl. Phys.*, **90**, 6000 (2001).
19. T. Hattori and H. Nohira, in *Fundamental Aspects of Silicon Oxidation*, Y. J. Chabal, Editor, pp. 46, 61, Springer, New York (2001).
20. X. Zhang, Y. J. Chabal, S. B. Christman, E. E. Chaban, and E. Garfunkel, *J. Vac. Sci. Technol. A*, **19**, 1725 (2001).
21. H. Watanabe, N. Miyata, and M. Ichikawa, in *Fundamental Aspects of Silicon Oxidation*, Y. J. Chabal, Editor, pp. 46, 89, Springer, New York (2001).
22. W. H. Schulte, T. Gustafsson, E. Garfunkel, I. J. R. Baumvol, and E. P. Gusev, in *Fundamental Aspects of Silicon Oxidation*, Y. J. Chabal, Editor, pp. 46, 161, Springer, New York (2001).
23. M. L. Green, D. Brasen, L. C. Feldman, E. Garfunkel, E. P. Gusev, T. Gustafsson, W. N. Lennard, H. C. Lu, and T. Sorsch, in *Fundamental Aspects of Ultrathin Dielectrics*, E. Garfunkel, E. P. Gusev, and A. Ya Vul, Editors, p. 181, Kluwer Academic Publications, Dordrecht (1998).

About the Authors

Yves J. Chabal is a professor of Chemistry and Biomedical Engineering at Rutgers, The State University of New Jersey, and the Director of the Laboratory for Surface Modification. His research interests center on ALD and surface chemical functionalization of semiconductor surfaces for micro- and opto-electronics, biosensors, and molecular electronics (<http://chabal.rutgers.edu>). He can be reached at yves@agere.rutgers.edu.

Leonard C. Feldman is Stevenson Professor of Physics, Professor of Materials Science and Engineering, and Director of Vanderbilt Institute of Nanoscale Science and Engineering at Vanderbilt University. His research interests include the physics of the semiconductor-dielectric interface, nanoscale materials science, and the use of ion beams for the modification and analysis of materials (www.physics.vanderbilt.edu). He can be reached at leonard.c.feldman@vanderbilt.edu.

(continued on next page)