The current VLSI paradigm based on a combination of lithographic patterning, CMOS circuits, and Boolean logic (outlined in the first part of this article), can hardly be extended into a few-nm region. The main reason is that at physical gate lengths below 10 nm, the sensitivity of parameters (most importantly, the gate voltage threshold) of silicon field-effect transistors to inevitable fluctuations in fabrication process parameters increases exponentially; see, e.g., Ref. 1. As a result, the physical gate length should be controlled with a few-angstrom accuracy, far beyond not only the current capability of the semiconductor industry, but its long-term plans as well. Even if such accuracy could be technically implemented using sophisticated patterning technologies, this would probably send the fabrication facilities costs (growing exponentially even now) skyrocketing, and lead to the end of the exponential (“Moore’s law”) progress of microelectronics some time during the next decade.

The main alternative nanodevice concept, single-electronics, offers some potential advantages over CMOS, including a broader choice of possible materials. Unfortunately, for room-temperature operation, the minimum features of these devices (single-electron islands) should be below 1 nm. Since the relative accuracy of their definition has to be between 10 and 20%, the absolute fabrication accuracy should be of the order of 0.1 nm, again far too small for the current and realistically envisioned lithographic techniques.

This is why there is a rapidly growing consensus (see, e.g., Ref. 2) that the impending crisis of the microelectronics progress may be resolved only by a radical paradigm shift from lithography (“top-down”) to “bottom-up” fabrication. In the latter approach, the smallest active devices should be formed in a special way (for example, synthesized chemically), ensuring their fundamental reproducibility. An example of such a unit is a specially designed and synthesized molecule comprised of a few hundreds of atoms, including the functional parts (e.g., electron acceptor groups working as single-electron islands and short fragments of non-conducting groups as tunnel junctions); the groups enabling chemically-directed self-assembly of the molecule on pre-fabricated electrodes (e.g., thiol or isocyanide groups), and probably some additional groups ensuring sufficient rigidity and stability of the molecule at room temperature. The recent experimental demonstration of single-molecule, single-electron transistors by several groups, gives hope for the practical introduction, within the next 10 to 20 years, of the first integrated circuits with such molecular devices.

Unfortunately, integrated circuits consisting of molecular devices alone are hardly viable, because of limited device functionality. For example, the voltage gain of a 1-nm-scale transistor, based on any known physical effect (e.g., the field effect, quantum interference, or single-electron charging), can hardly exceed one, i.e., the level necessary for sustaining the operation of virtually any active analog or digital circuit. This is why I believe that the only plausible way toward high-performance nanoelectronic circuits is to integrate molecular devices, and the connecting nanowires, with CMOS circuits whose (relatively large) field-effect transistors would provide the necessary additional functionality, in particular high voltage gain. Recently, several concrete proposals of such circuits were published (for a recent review, see Ref. 12), and several groups have made initial steps toward the experimental implementation of semiconductor-molecular hybrids. Some of the proposals, however, seem either unrealistic, or inefficient, or both; for a discussion, see Ref. 16.

Figure 1 shows our concept of the CMOS/molecular hybrid circuits, dubbed “CMOL”. Such a circuit combines an advanced CMOS subsystem with two, mutually perpendicular, arrays of parallel nanowires and similar molecular devices formed at each crosspoint of the nanowires. The reason for this topology is that parallel nanowire arrays may be fabricated by several innovative patterning technologies.
such as nanoimprint\textsuperscript{17} or interference lithography,\textsuperscript{18} which potentially can provide a few-nanometer features, at modest cost. These technologies cannot be used for patterning of arbitrary integrated circuits, because they lack adequate layer alignment accuracy, but the crosspoint topology does not require such alignment.

In contrast with the earlier suggestions of crossbar-like hybrid circuits,\textsuperscript{12} in CMOL chips, the interface between the CMOS and nanowire/nanodevice subsystems is provided by pins that are distributed all over the CMOS circuit area. The interface pins are of two types (providing contacts to the lower and higher levels of nanowiring); pins of each type are located on a square lattice of period \(2F_{\text{CMOS}}\), that is inclined by a small angle \(\alpha = \arcsin(F_{\text{nano}}/F_{\text{CMOS}})\ll 1\) relative to the nanowire arrays. This trick allows an individual access to each nanowire crosspoint even if the ratio \(F_{\text{nano}}/F_{\text{CMOS}}\) is very small. For example, if the CMOS system applies, via the pin shown in blue in Fig. 1b, voltage \(V_h\) to the corresponding quasi-horizontal nanowire, and voltage \(-V_h\) (through red pin 2) to the corresponding quasi-vertical nanowire, then the left nanodevice (of the only two shown in this picture) will be biased with larger voltage \((V_h + V_c)\) than any other device. For nonlinear devices with a sharp threshold voltage \(V_t\) (within the range \(V_t < V_c < V_h + V_c\)), such selection allows the activation of a single device of the whole array. By moving the bias \(-V_h\) from pin 2 to, e.g., pin 2’ (Fig. 1b) we may alternatively select the right nanodevice. Note that the distance between the individually selected nanodevices may be as small as \(2F_{\text{nano}}\), i.e., much less that the CMOS wiring pitch \(2F_{\text{CMOS}}\).

The CMOL approach may enable, in future, an unprecedented density of useful devices. The only fundamental physical limitation here is the direct quantum tunneling between the nanowires; it limits the half-pitch \(F_{\text{nano}}\) at the level of the order of 3 nm and hence the nanodevice density at approximately \(10^{20} \text{ cm}^{-2}\). Moreover, since the density of CMOS devices may be much lower than that number, the total fabrication costs of CMOL chips may be quite acceptable.

Recently, we have analyzed\textsuperscript{16,19-22} several possible applications of CMOL circuits. The main requirement to the architectures of such circuits and systems is high defect tolerance, because it is hard to expect that even in the future the molecular self-assembly yield would ever reach 100\%. This tolerance may be most simply implemented in embedded memories and stand-alone memory chips, with their simple matrix structure. In such memories, each molecular device (for example the single-electron latching switch\textsuperscript{16}) plays the role of a single-bit memory cell, while the CMOS subsystem is used for coding, decoding, line driving, sensing, and input/output functions. Figure 2 presents the bottom line of our analysis of such memories;\textsuperscript{19} the optimized area per bit as a function of the molecular device yield, for two values of the \(F_{\text{CMOS}}/F_{\text{nano}}\) ratio and two defect tolerance improvement techniques. (Results for purely CMOS memories are also shown for comparison.) The results indicate that CMOL memories with \(F_{\text{CMOS}}\) as moderate as 32 nm may reach density up to \(\sim 300 \text{ Gb/cm}^2\), i.e. enable terabit integration. However, for realistic algorithms of bad bit exclusion and error correction, the defect tolerance is not too high. For example, in a realistic case \(F_{\text{CMOS}}/F_{\text{nano}} = 10\), for the simple and fast repair, most algorithm combined with Hamming-code error correction, the bad bit fraction cannot exceed \(-0.1\%\) for a 90\% chip yield.

In very recent work\textsuperscript{20} we have shown that, somewhat counter-intuitively, higher defect tolerance, at very high performance, can be reached in reconfigurable CMOL FPGA-type logic circuits. For example, an integer 32-bit Kogge-Stone adder implemented using such arrays may feature \(-20\%\) defect tolerance for yield above 99\%, simultaneously providing the performance (in terms of the area-delay product) about 500 times higher than a purely semiconductor FPGA. Circuit. In such cases, the CMOS subsystem half-pitch \(F_{\text{CMOS}}\) at the corresponding values of power dissipation.

![Graph 1](image1.png)

**Graph 1.** The area per useful bit after the memory optimization, as a function of single bit yield, for hybrid and purely semiconductor memories, in each case for two defect tolerance increase techniques.

![Graph 2](image2.png)

**Graph 2.** Calculated delay-area product of two simple digital circuits implemented in CMOL FPGA, as a function of nanowire half-pitch \(F_{\text{nano}}\) for several values of CMOS subsystem half-pitch \(F_{\text{CMOS}}\) at the corresponding values of power dissipation.

**Graph 3.** The area per useful bit after the memory optimization, as a function of single bit yield, for hybrid and purely semiconductor memories, in each case for two defect tolerance increase techniques.
Finally, very optimistic results have been also obtained\textsuperscript{21,22} for one more prospective application of CMOL circuits, mixed-signal neuromorphic networks with the special Distributed CrossBar Network ("CrossNet") architecture (Fig. 4). In such a network, neural cell bodies ("somas"), that are relatively sparse, are implemented as analog CMOS amplifiers, nanowires are used as axonic and dendritic connections, while the molecular latching switches serve as elementary binary-weight synapses that control coupling between the neural cells. We have demonstrated\textsuperscript{21,22} that despite the restrictions imposed by this hardware implementation, CMOL CrossNets can be "trained" to perform essentially any function demonstrated with software-implemented neural networks, including image recognition and pattern classification. This result is very significant, because CMOL circuits may operate much faster, and with much larger input data vectors, than the neural network programs run on usual computers. Moreover, estimates show that CMOL CrossNet chips may have a real density higher than biological networks (say, the human cerebral cortex), at much higher speed, at manageable power dissipation. These estimates give an additional motivation for the further development of CMOL CrossNet circuits.

The development of CMOL technology (especially the high-yield molecular self-assembly) will certainly require a major industrial effort and substantial time period, probably not less than 10 to 15 years. However, this timing may be still acceptable to prevent the impending crisis of Moore’s law, provided that we start right now.

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{crossnet.png}
\caption{The general structure of a CMOL CrossNet (for the simplest case of a non-Hebbian, feed forward network). Within the simplest “Fire Rate” approach, neural cell bodies (“somas”) are just differential analog amplifiers.}
\end{figure}

\section*{References}
\begin{enumerate}
\item S. P. Cubín, \textit{et al.}, \textit{Nanotechnology}, 13, 185 (2002).
\end{enumerate}

\begin{center}
\textbf{About the Author}

Konstantin K. Likharev is a Distinguished Professor of Physics in Stony Brook University (State University of New York). The main current focus of his research group is nanoelectronics: http://rsfq1.physics.sunysb.edu/~likharev/nano/. He can be reached at klikharev@notes.cc.sunysb.edu.
\end{center}

(continued on next page)