

## Effect of Post Metallization Annealing for Alternative Gate Stack Devices

I. Kim, S.K. Han and C.M. Osburn  
North Carolina State University, Raleigh, NC 27695

To meet the gate leakage specifications in the International Technology Roadmap for Semiconductors (ITRS), an intensive search is being conducted for alternative gate stack materials. Most of the studies have focused on basic material properties, but very little effort has been directed towards quantifying and understanding the effect of post metallization annealing (PMA) on the electrical properties of the dielectric. In this work, devices were fabricated with a “gate last” process. The gate dielectrics studied included: HfO<sub>2</sub> deposited by PVD or MOCVD, as well as Y<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> deposited by RPECVD and MBE, respectively. Poly-Si gate electrodes were prepared by 600°C LPCVD followed by ion implantation and dopant activation using 900°C 60sec RTA. Device characteristics were measured before and after 20 min 400-450°C forming gas (FG, 10% H<sub>2</sub> in N<sub>2</sub>) annealing. To verify the role of hydrogen in PMA, some devices were annealed in nitrogen only. Capacitance versus voltage (CV), gate leakage current, drain current versus gate voltage, and drain current versus drain voltage were measured. MOSFET device parameter analysis programs with corrections for quantum mechanical effects [1, 2] were used to extract key device parameters: equivalent oxide thickness (EOT), metal-to-semiconductor workfunction, substrate doping, channel mobility as a function of electric field, number of interface scattering charges (N<sub>if</sub>), and the interface roughness scattering parameters (L\*H product).

PVD HfO<sub>2</sub> (1.2 nm EOT) with Poly Si gates exhibited only a minor change in CV and gate leakage current after the 400°C FG PMA. Likewise, the device threshold voltage shift was negligible. But as shown in Figs. 1 and 2, there was a dramatic enhancement in the device current and about 46% higher mobility, which was interpreted in terms of reduced charge (8e10<sup>10</sup>/cm<sup>2</sup> after PMA versus 1.2e10<sup>11</sup>/cm<sup>2</sup> before) and roughness scattering (39Å<sup>2</sup> after vs. 65Å<sup>2</sup> before). As a reference point, high quality oxide might typically have 3e10<sup>10</sup>/cm<sup>2</sup> interface charges and 25Å<sup>2</sup> of roughness scattering; thus PMA of this HfO<sub>2</sub> was not sufficient to give as high a mobility as SiO<sub>2</sub>. Nevertheless, the forming gas anneal in this case does seem to eliminate interface states between HfO<sub>2</sub> and the substrate, resulting in higher current and mobility.

For the group III materials with poly-Si gates (MBE La<sub>2</sub>O<sub>3</sub> and MOCVD Y<sub>2</sub>O<sub>3</sub>), post metallization annealing also resulted in higher device current. For La<sub>2</sub>O<sub>3</sub>, PMA shifted both the flatband and the threshold voltages by the same amount (300mV) indicative of a reduction in fixed oxide charge. On the other hand, Y<sub>2</sub>O<sub>3</sub> showed a 200mV shift only in the threshold voltage—not in the flatband voltage. The EOT values from CV data resulted in anomalously high values of mobility. Here the mobility parameters, including EOT, were extracted from device I-V data based on the assumptions that: a) EOT was not affected by PMA and b) the post-PMA scattering parameters were the same as good SiO<sub>2</sub> (3e10/cm<sup>2</sup>). Peak mobility of 63% and 57% higher were observed for La<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub>, respectively. Dramatic reductions in interface scattering charges were observed: from 19 and 11

e10/cm<sup>2</sup> for Y<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> respectively, to 3e10/cm<sup>2</sup>. The roughness scattering parameters did not change much. It seems that the FG post metallization annealing reduces interface charge also for group III materials. The gate leakage was not affected by PMA for either material.




Fig. 1. I<sub>d</sub>-V<sub>d</sub> characteristic of PVD HfO<sub>2</sub> and Poly-Si devices before and after PMA. (V<sub>dd</sub> = 50 mV)




Fig. 2. Mobility of PVD HfO<sub>2</sub> and Poly-Si devices before and after PMA




Fig. 3. I<sub>d</sub>-V<sub>d</sub> characteristic of MOCVD Y<sub>2</sub>O<sub>3</sub> and Poly-Si devices before and after PMA (V<sub>dd</sub> = 50 mV)




Fig. 4. Mobility of MOCVD Y<sub>2</sub>O<sub>3</sub> and Poly-Si devices before and after PMA

### Acknowledgements

The dielectrics and gate electrodes used in this work were deposited by research group of J. Lee at UT-Austin and A. Kingon and G. Parsons at NCSU. The authors would like to acknowledge the support of SRC and SEMATECH in this work.

### References

1. J. Hauser and K. Ahmed, “Characterization of ultrathin oxides using electrical C-V and I-V measurements,” *AIP Conference Proceedings*, p.235, Gaithersburg, MD, Mar. 23-27(1998)
2. J.R. Hauser, “Extraction of Experimental Mobility Data for MOS Devices,” *IEEE Trans. ED*, **43**, 1981(1996)