

An Accurate Model for Threshold Voltage and S-factor of Partially-Depleted Surrounding Gate Transistor(PD-SGT)

Y. Yamamoto, M. Hioki, R. Nishi, H. Sakuraba and F. Masuoka

Research Institute of Electrical Communication, Tohoku University
2-1-1 Katahira, Aoba-ku, Sendai 980-8577, Japan

Abstract. This paper proposes an accurate model for threshold voltage and S-factor of partially-depleted surrounding gate transistor(PD-SGT) for the first time. Moreover, accurate electric field, potential and depleted region width peculiar to a cylindrical structure are obtained. The results numerically calculated by this model agree well with those of three-dimensional(3D) device simulator.

Introduction. In order to achieve future ULSI's, three-dimensional(3D) structured SGT[1] is proposed. Fabricated on a cylindrical pillar of silicon, SGT has the benefits of packing higher densities, reducing the short channel effects and improving the S-factor. Conventional analytical model of Bulk MOSFET can't be applied to the analysis of cylindrical structured SGT. Although fully-depleted SGT(FD-SGT) has been analyzed [2], threshold voltage and S-factor of PD-SGT have not been analyzed yet. This paper proposes an accurate model considering 3D cylindrical structure for threshold voltage and S-factor of PD-SGT.

New Models for PD-SGT. Fig.1(a) and (b) show bird's-eye view and cross-sectional view of Nch-PD-SGT. The SGT arranges source, gate and drain vertically. The gate electrode surrounds the silicon pillar. Silicon body is partially-depleted as shown in Fig.1(c). In deriving an accurate model, we consider a subthreshold region of the long-channel structure using a depletion approximation. In applying the Gauss's Law to the gate oxide region and integrating the result, the electric field $E_{ox}(r)$ and the potential V_{ox} in the oxide region are obtained as follows

$$E_{ox}(r) = \frac{qN_a W_d (2R - W_d)}{2\epsilon_{ox} \cdot r} \quad \text{for } R < r < R + t_{ox} \quad (1)$$

$$V_{ox} = V_{ox}(R, N_a, t_{ox}, W_d) = \frac{qN_a W_d (2R - W_d)}{2\epsilon_{ox}} \ln\left(1 + \frac{t_{ox}}{R}\right)$$

$$\text{for } R < r < R + t_{ox} \quad (2)$$

Similarly, the electric field $E_{si}(r)$ and the potential ϕ_s in the depleted region are obtained as follows

$$E_{si}(r) = \frac{qN_a}{2\epsilon_s} \left\{ r - \frac{(R - W_d)^2}{r} \right\} \quad \text{for } R - W_d < r < R \quad (3)$$

$$\phi_s = \phi_s(R, N_a, W_d) = \frac{qN_a}{2\epsilon_s} \left\{ \frac{W_d(2R - W_d)}{2} + (R - W_d)^2 \ln\left(1 - \frac{W_d}{R}\right) \right\}$$

$$\text{for } R - W_d < r < R \quad (4)$$

where R is the silicon pillar radius, N_a is the body impurity concentration, t_{ox} is the gate oxide thickness, W_d is the depleted region width under the gate, r is the distance from the center of silicon pillar, q is the charge of electron, ϵ_{ox} is the dielectric constant of silicon dioxide and ϵ_s is the dielectric constant of silicon. We assume the electric field and the potential in the non-depleted region ($0 < r < R - W_d$) of silicon pillar to be zero. The relationship between the gate voltage V_g , (2) and (4) is given by

$$V_g - V_{fb} = V_{ox}(R, N_a, t_{ox}, W_d) + \phi_s(R, N_a, W_d) \quad (5)$$

where V_{fb} is the flat-band voltage. Using (5), depleted region width under the gate is expressed as follows

$$W_d = F(R, N_a, t_{ox}, V_g, V_{fb}) \quad (6)$$

Threshold voltage of PD-SGT is given by

$$V_{th} = V_{fb} + 2.03\phi_B + \frac{qN_a W_d (2R - W_d)}{2\epsilon_{ox}} \ln\left(1 + \frac{t_{ox}}{R}\right) \quad (7)$$

where ϕ_B is fermi potential in the body region. Using (4) and (5), S-factor of PD-SGT is obtained as follows

$$S = S(R, t_{ox}, W_d, T) = \frac{kT}{q} (\ln 10) \frac{dV_g}{d\phi_{smin}} \\ = \frac{kT}{q} (\ln 10) \cdot \left[1 - \frac{\epsilon_s}{\epsilon_{ox}} \frac{\ln\left(1 + \frac{t_{ox}}{R}\right)}{\ln\left(1 - \frac{W_d}{R}\right)} \right] \quad (8)$$

where ϕ_{smin} is the minimum value of channel surface potential, k is the boltzmann constant and T is the temperature.

Results. Defining the threshold voltage as the gate voltage required for the surface potential ϕ_{inv} to be $2.03\phi_B$, the result of this model agree well with those of 3D device simulator [3]. Fig.2 shows the derivation flow for threshold voltage and S-factor of PD-SGT. Fig.3(a) and (b) show the N_a dependence for threshold voltage and S-factor of PD-SGT ($R=0.4\mu\text{m}, L=0.6\mu\text{m}, t_{ox}=160\text{\AA}$). The results of this model (V_{th} , S) agree with those of 3D device simulator within 2.5% error and 0.7% error in maximum, respectively.

Conclusions. This paper proposes a new accurate model for threshold voltage and S-factor of PD-SGT. The results of this new model agree well with those of 3D device simulator. This new accurate model is very useful for ULSI's design using PD-SGT.

REFERENCES

1. H.Takato et al, IEDM Tech. Dig., 222 (1988).
2. T.Endoh et al, IEICE Trans.Electron.,E80-C,905(1997).
3. SILVACO Int., ATLAS, ver.5.2.0,(2000).
4. WOLFRAM Co.,MATHEMATICA, ver4.1,(2000).




Fig.1 The structure of PD-SGT




Fig.2 Derivation flow for V_{th} and S-factor of PD-SGT




Fig.3(a) The N_a dependence for threshold voltage of PD-SGT

Fig.3(b) The N_a dependence for S-factor of PD-SGT