## **HISION GATE DIELECTRICS** FOR LOW-STAND-BY POWER CMOS DEVICES

K. Sekine, S. Inumiya, A. Kaneko, M. Sato, I. Hirano\*, T. Yamaguchi\*, K. Eguchi and Y. Tsunashima

Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation \*Advanced LSI Technology Laboratory, Research and Development Center, Toshiba Corporation 8, Shinsugita-cho, Isogo-ku, Yokohama, Kanagawa 235-8522, Japan Phone: +81-45-770-3661, Fax: +81-45-770-3577, E-mail:k-sekine@amc.toshiba.co.jp

HfSiON film is considered to be a promising candidate for alternative gate dielectrics because of its good interface properties and sufficient thermal stability for integration with conventional poly-Si gate CMOS fabrication process [1][2]. However, there are still some issues (carrier mobility,  $\Delta V$ fb, reliability) to be overcome in order to make HfSiON with conventional poly-Si gate CMOS devices manufacturable. In this paper, we review our resent results concerning poly-Si/HfSiON gate stack for low-stand-by power (LSTP) CMOS device fabricated by conventional poly-Si gate process. We discuss the  $\Delta V$ fb problem of poly-Si/HfSiON gate stack, the way to improve effective carrier mobility by nitrogen profile engineering, and breakdown mechanism of HfSiON film.

Fig.1 shows C-V characteristics of nMOS capacitors with  $n^+$ - and  $p^+$ -poly-Si gate electrode. In this case, about +200 mV shift and -600 mV shift are observed for  $n^+$ - and p<sup>+</sup>-poly-Si, respectively. The shifts in the opposite directions for n<sup>+</sup>- and p<sup>+</sup>-poly-Si indicate that the main origin of  $\Delta V$ fb is not fixed charge in the film. Vth control of poly-Si/HfSiO gate stack has succeeded by channel engineering for LSTP CMOS device [5]. Understanding the origin of  $\Delta V$ fb and creating the solution of Vth control is required.

Fig.2 demonstrates that carrier mobility of thermal nitrided (TN) HfSiON degrades as nitrogen concentration increases, while the degradation of carrier mobility in both nMOS and pMOS can be suppressed by plasma nitrided (PN) film. High carrier mobility can be obtained while keeping sufficient thermal stability and resistance to boron penetration by PN. Fig.3 shows gate leakage current of nMOS capacitors with PN and TN HfSiON gate dielectrics measured at |Vfb-1| V as a function of EOT. The gate leakage current of PN HfSiON is about one order of magnitude lower (about 4 orders of magnitude lower than that of SiO<sub>2</sub>) than that of TN HfSiON at the same EOT. Nitrogen profile engineering in HfSiON has much advantage for obtaining not only higher carrier mobility but also thinner EOT and lower gate leakage current.

In Fig. 4, the relationship between  $N_{BD}$  and physical thickness is shown.  $N_{BD}\ of\ HfSiO$  is smaller than the reference SiO<sub>2</sub> value, indicating the weak film property against stress for HfSiO. This weakness could be due to larger effective defect size and existence of large amount of defects exists in initially. N<sub>BD</sub> of HfSiON exhibited larger value, indicating that introduction of nitrogen into HfSiO is important in terms of reliability.

In this paper, we have reviewed our recent results of poly-Si/HfSiON gate stack for LSTP CMOS device. Incorporation of nitrogen is important from the viewpoint of reliability as well as thermal stability. Nitrogen profile engineering in HfSiON has much advantage for obtaining not only higher carrier mobility but also thinner EOT and

lower gate leakage current. Although Vth control for LSTP device has succeeded by channel engineering, more study to understand the origin of  $\Delta V fb$  is required to solve More work is required to understand the problems. breakdown mechanism of HfSiON film and establish a model for life time projection.

## REFERENCES

[1]M. Koyama et al., IEDM Tech. Dig., p.849, (2002).

- [2]A. L. P. Rotondaro et al., *Symp. VLSI Tech.*, p.148, (2002).
  [3]A. Kaneko et al., *Ext. Abst. of SSDM*, p.56, (2002).
- [4]C. Hobbs et al., *Symp. VLSI Tech.* p.9, (2003). [5]T. Iwamoto et al., *IEDM Tech. Dig.*, p.639, (2003).



Fig.1 C-V characteristics of nMOS capacitors with n+-poly-Si and p+- poly-Si gate electrode.







Fig.3 Summary of EOT-Jg relationship of HfSiON nitrided by PN and TN



**Fig.4**  $N_{BD}([\Delta J/J_0]_{BD})$  vs. physical thickness