## Thin-Film Transistors Based on Spin-Coated Chalcogenide Semiconductor Channels

David B. Mitzi,\* Matthew Copel, Conal E. Murray, Laura L. Kosbar, Ali Afzali IBM T. J. Watson Research Center P.O. Box 218, Yorktown Heights, NY 10598

Low-cost solution-based fabrication of thin-film field-effect transistors (TFTs) has become a key goal among the materials science community, primarily as a result of applications potentially enabled by the new technologies (e.g., flexible displays, electronic newspapers, smart cards / fabric). Paramount to this search is the need to identify thin-film deposition processes that simultaneously offer high-throughput deposition (e.g., spin coating, printing, stamping), as well as continuous and uniform films. As circuit device components are scaled to smaller dimensions and reduced operational parameters, control of film thickness to ultrathin dimensionality also represents an important aspect to any proposed film-deposition process.

Among the various components of TFTs that must be deposited, the semiconducting channel provides a significant challenge for solution deposition. The challenge arises because of a strong dependence of the device properties on the film quality and the desire to select high-mobilty semiconductors, which are generally covalently-bonded solids and not very soluble. Most work on solution-processed TFTs has focused on organicbased channel layers, with highest demonstrated mobilites in the range of  $1 \text{ cm}^2/\text{V-sec}$  (same order of magnitude as amorphous silicon).<sup>1</sup> In this talk, we discuss a new approach for spin-coating ultrathin crystalline inorganic films based on the low-temperature decomposition of highly-soluble hydrazinium precursors of main group metal (e.g., Ge, Sn, In, Sb) chalcogenides.<sup>2</sup> Resulting metal chalcogenide channel layer films are only a few unit cells thick (Fig. 1), with remarkably large mobilities - an order of magnitude better than previous studies involving high-thoughput solution-based deposition.

Using this technique, we were able to demonstrate TFTs based on spin-coated SnS<sub>2-x</sub>Se<sub>x</sub>, as well as other semiconducting metal chalcogenides, yielding n-type transport, large current densities (  $> 10^5 \text{ A/cm}^2$ ) and mobilities greater than 10 cm<sup>2</sup>/V-s (Fig. 2).<sup>2</sup> Initial studies considered films spin coated from hydrazine. Currently, we are working to replace the hydrazine with less toxic solvent systems (we have demonstrated, for example, replacement of over 50% of the hydrazine with water).<sup>3</sup> While the technology is still new, with a number of technical hurdles to be addressed, the convenient processing, high performance and ultrathin nature of the solution-processed films may enable the field of solutionprocessed semiconductors to be extended to higher-end TFT applications (e.g., intelligent sensor arrays and RFID tags, flexible input/output screens and very large area displays) than currently being envisioned for traditional soluble organic-based semiconductors.

## **REFERENCES:**

- <sup>1</sup> A. Afzali, C. D. Dimitrakopoulos, and T. L. Breen, J. Amer. Chem. Soc. **124**, 8812 (2002).
  <sup>2</sup> D. B. Mitzi, L. L. Kosbar, C. E. Murray, M. Copel, A.
- <sup>2</sup> D. B. Mitzi, L. L. Kosbar, C. E. Murray, M. Copel, A. Afzali, *Nature* **428**, 299 (2004).
- <sup>3</sup> D. B. Mitzi, J. Mater. Chem., in press (2004).



**Fig. 1.** The TFT device consists of a heavily *n*-doped silicon wafer as the substrate / gate, a thermally grown SiO<sub>2</sub> gate dielectric, a spin-coated chalcogenide channel layer, and patterned Au source and drain electrodes. The magnified region shows a transmission electron microscope (TEM) cross-sectional image of a device based on a spin-coated SnS<sub>1.4(1)</sub>Se<sub>0.5(1)</sub> film.<sup>2</sup>



**Fig. 2.** TFT device characteristics for spin-coated  $SnS_{1.4}Se_{0.5}$  chalcogenide channel layer.<sup>2</sup> The gate dielectric consists of 2100 Å of thermally grown SiO<sub>2</sub> and channel length and width are L = 14 µm and W = 250 µm, respectively: (a) Drain current, I<sub>D</sub>, versus drain voltage, V<sub>D</sub>, as a function of gate voltage, V<sub>G</sub>. (b) Plots of I<sub>D</sub> and I<sub>D</sub><sup>1/2</sup> versus V<sub>G</sub> at constant V<sub>D</sub> = 85 V, used to calculate current modulation, I<sub>on</sub>/I<sub>off</sub>, and saturation regime mobility, µ<sub>sat</sub>, for the same device.