Strained silicon heterostructures have been shown to provide significantly enhanced carrier mobilities over their bulk Si counterparts.[1,2] Once a strained layer of Si has been created, there are many new materials platforms that can take advantage of the superior electronic properties of strained Si, including strained Si on SiGe [3], silicon-germanium on insulator (SGOI) [4-7], and most recently strained-Si on silicon-on-insulator (SSOI) [8]. While all of these materials can provide significant performance enhancement in CMOS devices through enhanced carrier mobilities relative to bulk Si, implementation of all of the materials listed requires some level of modification to existing device processing methods due to either the presence of either Ge or an insulating layer.

Additionally, applications using high-power devices require extraordinary heat removal, and heat removal through the substrate is reduced due to the lower thermal conductivity of SiO₂ and SiGe. Local temperature increases near the device channel can lead to loss of mobility and a reduced drain current [9]. Temperatures in SOI devices, for example, have reportedly increased as much as 100 K under static conditions [10].

An alternative to the relaxed SiGe, SGOI, and SSOI platforms would be to incorporate a strained silicon layer directly on a bulk Si wafer without an intermediate SiGe or oxide layer. We report the creation of strained silicon on silicon (SSOS), which avoids the interdiffusion, contact metallurgy, and self-heating issues of the platforms listed above, making SSOS a direct substitution for silicon substrate.

We fabricated strained silicon on silicon (SSOS) using a wafer bonding and layer transfer process. A strained silicon layer on relaxed SiGe graded buffer was bonded to another silicon wafer, the final structure of which is shown in Figure 1. As can be seen from the inset in the Figure, the interface is oxide-free and of very high quality. Retention of the strain in the strained Si layer is implied by the presence of a misfit dislocation array which accommodates the lattice-mismatch between the strained Si layer and the Si substrate, as shown in Figure 2. A more detailed analysis of the dislocation network as well as potential implications of this network on device performance will be presented.

References: