TABLE OF CONTENTS

Preface ix
Conference Organization xi

Section I 1
MOSFET Gate Stack Engineering: Ultrathin Gate Dielectrics

1.* Enabling Single-Wafer Process Technologies for Reliable Ultra-Thin Gate Dielectrics
   G. Miner, G. Xing, H.S. Joo, E. Sanchez, Y. Yokota, C. Chen, D. Lopes, and A. Balakrishna 3

2. Evaluation of Ultra-Thin Gate Oxides using Different Ambients in a
   Rapid Thermal Processing System

3. Dilute Steam Rapid Thermal Oxidation for 30 Å Gate Oxides
   K.G. Reid, H. Tseng, R. Hegde, G. Miner, and G. Xing 23

4. Preparation of Ultra-Thin Gate Oxides with annealing in Nitric Oxide
   B. Froeschle, N. Sacher, and F. Glowacki 31

5.* High-k Gate Stack for sub-0.1 μm CMOS Technology
   G. Bai 39

6.* Recent Developments in Ultrathin Nitride Gate Stack Prepared by In-Situ RTP
   Multiprocessing for CMOS ULSI
   S.C. Song, B.Y. Kim, H.F. Luan, D.-L. Kwong, M. Gardner, J. Fulford, D. Wristers,
   J. Geilpey, and S. Marcus 45

7.* Advanced Gate Dielectrics Synthesized by JVD
   T.P. Ma 57

8.* Integration of Alternative High-k Gate Dielectrics into Aggressively Scaled CMOS
    Si Devices: Chemical Bonding Constraints at Si-Dielectric Interfaces
   G. Lucovsky 69

9. Evaluation of Ultra-Thin Gate Evaluation of Ultra-Thin Gate Stack Dielectrics
    for 0.1 μm PMOSFETs
   A. Srivastava, C.M. Osburn, K.F. Yee, H.H. Heinisch, E.M. Vogel, K.Z. Ahmed,
   Z. Wang, K. Min, B. Timberlake, C. Parker, J.J. Wortman, and J.R. Hauser 81

10. Growth Kinetics and Modeling of Direct Oxynitride Growth with NO-02 Gas Mixtures

11. Interfacial Properties of Si-Si3N4 Formed by Remote Plasma and Rapid
    Thermal Processing
    H. Lazar, V. Misra, Z. Wang, M. Mulkarni, W. Li, M. Mahler, and J.R. Hauser 95

* Invited paper
Section II
MOSFET Source/Drain Engineering: Ultrashallow Junctions

12. Shallow Junction Formation by Low Energy Implant and High Ramp-Up Rate RTA Process
   S. Shishiguchi, A. Mineji, T.Y. Matsuda and H. Kitajima

13. Spike Anneals in RTP : Kinetic Analysis
   E.G. Seebauer

14. Transient Enhanced Diffusion and Ostwald Ripening of Ion-Implantation Generated Defects in Silicon
   N.E.B. Cowern, G. Mannino, F. Roozeboom, P.A. Stolk, H.G.A. Huizing,
   J.G.M. van Berkum, N.N. Toan, P.H. Woerlee, F. Cristiano, and A. Claverie

15. Electrical Measurements of Annealed Boron Implants for Shallow Junctions
   A.T. Fiory, K.K. Bourdelle, M.E. Lefrancois, D.M. Camm, and A. Agarwal

16. Influence of Thermal Nitridation on the Diffusion of Arsenic during Rapid Thermal Annealing
   W. Leriche, N.A. Stobwijk, S.D. Marcus, D.F. Downey, and M. Schäfer

17. Doping and Annealing Requirements to Satisfy the 100 nm Technology Node
   D.F. Downey, S.B. Felch, and S.W. Falk

18. Direct Correlation Between Defects and Thermal Stress in Rapid Thermal Processing
   V. Parihar, S. Venkataraman, R. Singh, K.F. Poole, and R.P.S. Thakur

19. Application of Excimer Laser Annealing in the Formation of Implanted Shallow Junctions
   L.K. Nanver, E.J.G. Goudena, Q.W. Ren, M. van de Berg, R. Mallee, and J. Slabbeekoorn

20. Ultra-Shallow P+ - N Junctions for 50-70 nm CMOS Using Selectively Grown In-Situ Boron-Doped Silicon Films
   I. Ban and M.C. Öztürk

21. Shallow Junction Fabrication by Rapid Thermal Outdiffusion from Implanted Oxide
   J. Schmitz, M. van Gestel, P.A. Stolk, Y.V. Ponomarev, F. Roozeboom, F.N. Cubaynes,
   J.G.M. van Berkum, W.M. van de Wijger, P.C. Zalm, and P.H. Woerlee

Section III
MOSFET Source/Drain Engineering: Metals and Silicides

22. RTP for Advanced Device Fabrication using Shallow, Elevated, and Silicided Junctions
    C.M. Osburn

23. Pre-Deposition Treatments for Selective Rapid Thermal Chemical Vapor Deposition of TiSi2 on Arsenic-Implanted Silicon Substrates
    H. Fang, M.C. Öztürk, P.A. O'Neil, and E. Seebauer

* Invited paper
Section IV

MOSFET Source/Drain Engineering: Contacts

24.* Junction Perimeter Leakage Considerations for the Integration of CoSi_2 and Damascene W Local Interconnect in Dynamic Logic Compatible, Sub-0.25 μm CMOS Technologies
P.D. Agnello

25. Influence of Rapid Thermal Ramp Rate on Phase Transformation of Titanium Silicides

26.* Low Resistivity Contacts to Ultra-Shallow Junctions in ULSI Devices
L.J. Chen, S.L. Cheng, and L.W. Cheng

27. Attainment of Low Resistivity Polycide Films Using Rapid Thermal Annealing

28. Thermal Stability Improvement of Cobalt Disilicide Thin Films on (001)Si by High Temperature Sputtering Deposition
H.Y. Huang, L.J. Chen, W.F. Wu, and R.P. Yang

Section V

Novel Applications

29.* Rapid Thermal Processing of High Performance Dielectrics and Silicon Solar Cells
A. Rohatgi

30. Poly-Si_{1-x}Ge_x Process Integration for Low Resistance Gate CMOS Technology
H. Takeuchi and T.-J. King

31. Scanning Rapid Thermal Annealing Process for Low Temperature Poly-Silicon Thin Film Transistors

32. Enhanced Mobility in Buried SiGe Channel PMOS Fabricated using Rapid Thermal Processing
D.J. Tweet and S.T. Hsu

33. Strain Relaxation of Si/ Si_{1-x-y}Ge_xCy/Si Quantum Wells Grown by RTCVD
M.H. Lee, Y.D. Tseng, C.W. Liu and M.Y. Chern

Section VI

RTCVD and Epitaxy of Si and SiGe

34.* Emissivity Effects in Low-Temperature Epitaxial Growth of Si and SiGe
W.B. de Boer and D. Terpstra

35. Suppressed Phosphorus Autodoping in Silicon Epitaxy for Ultrasharp Phosphorus Profiles by Low Temperature Rapid Thermal Chemical Vapor Deposition
M. Carroll, M. Yang, and J.C. Sturman

Dielectric Science and Technology Callinan Award Address; * Invited paper
36. Comparative Study of Crystallinity and Surface Roughness of RTCVD versus LPCVD Deposited Polysilicon  

37. As Peaks in Si (100) Films Fabricated with Rapid Thermal Epitaxy  
W.D. van Noort, L.K. Nanver, C.C.G. Visser, A. van de Boogaard, and J.W. Slothoum 335

Section VII  
Equipment & Temperature Issues and Modeling  

38.* Critical Considerations and Integration Issues in the Design of an RTP System  
A. Gai, Z. Koren, P.J. Timans, and R.P.S. Thakur 345

39.* Temperature Calibration in Microelectronic Manufacturing  
P. Vandenabeele and W. Renken 359

40. Passive and Active Pyrometry in RTP and RTCVD Systems  
E.D. Glazman, A.E. Glazman, Z. Atzmon, H. Gilboa, E. Iskivitch, and A. Thon 371

41. Temperature Measurement, Uniformity, and Control in a Furnace-Based Rapid Thermal Processing System  
J. Hebb and A. Shajii 375

42. Emissivity Compensated Wafer Temperature Measurement Using Intensity-Modulated Lamp Light  
M. Hauf, H. Balthasar, C. Merkl, S. Müller, and C. Stiebel 383

43. Floating Wafer Reactor: RTP Based on Thermal Conductive Heat Transfer  
V.I. Kuznetsov, S. Radelaar, and E.A.H. Grammenman 391

44. Dynamic Uniformity Control in a Rapid Thermal Processing System  
K.S. Balakrishnan, S. Shooshtarian, N. Acharya, P.J. Timans, and R.P.S. Thakur 399

45.* A Novel Full-Quartz Open Cluster Platform for Advanced Rapid Thermal Processing  
R. Bremensdorfer, H. Walk, E. Merz, and S. Paul 407

46. Modeling Chamber Radiation Effects on Radiometric Temperature Measurement in Rapid Thermal Processing  

47. Emissivity of Bare and Coated Si Wafers: Theoretical Studies  
B. Sopori, W. Chen, Y. Zhang, J. Mafjdpour, and N.M. Ravindra 427

48. An Advanced Radiation Model for Thermal Processing of Wafers  
S. Mazumder and A. Kersch 435

* Invited paper