TABLE OF CONTENTS

PREFACE

FULL PROCESS INTEGRATION AND DEVICE SCALING

ULSI Process Integration for 2005 and beyond*
H. Iwai and S.-I. Ohmi

Process Technologies for Sub-100 nm CMOS Devices*
H. Wakabayashi, M. Ueki, M. Narihiro, K. Uejima, T. Fukai,
M. Togo, T. Yamamoto, K. Takeuchi, Y. Ochiai and T. Mogami

Directions of Future Memory Technology*
J.W. Park

FULL PROCESS INTEGRATION AND DEVICE PERFORMANCE

Future Prospects for Sub-100 nm Lithography*
A. Ishitani

The Scaling Issues of COB Stack DRAM Cell Technology and Its
Directions for Beyond 100 nm Technology Node*
K. Kim

Process Integration of in-situ Doped Polysilicon for ULSi Technologies*
E.-X. Ping

Quantum Mechanical Narrow Channel Effect in Nano-scale MOSFETs*
T. Hiramoto and H. Majima

Review of the FeRAM Process Integration: Issues and Problems*
N.S. Kang

Three-Dimensional Integration with Copper Wafer Bonding*
A. Fan and R. Reif

Ultra Shallow Junction Formation by Atomic Layer Doping*
M. Koyanagi

PROCESS INTEGRATION OF SiGe TECHNOLOGIES

Silicon Germanium Trends on Process Integration*
E. Kasper

* Invited paper
SiGe HBT/CMOS Technology for RF and High-Speed Digital Applications*
K. Washio

Modular, High Performance BiCMOS by Integration of SiGe:C HBTs *
D. Knoll, B. Heinemann, K.E. Ehwald, H. Rücker, B. Tillack and H.J. Osten

Fabrication of High Quality MOS Structures with SiGe Buried Channels for CMOS Applications
S. Kar and P. Zaumseil

Threshold Voltage Stability in P-Channel MOSFETs with Heavily Boron-Doped SiGe Channel Layers
E. Stewart, M.S. Carroll, C.L. Chang and J.C. Sturm

Integration issues in Silicon-Based ICs for Telecommunication Applications*
G. Freeman

Low Frequency Noise in Si$_{1-x}$Ge$_x$ Channel PMOSFETs
T. Tsuchiya, T. Matsuura and J. Murota

Parasitic Channel in SiGe Heterojunction MOSFETs
Y. Hara, A. Inoue, T. Takagi, Y. Kanzawa and M. Kubo

FRONT-END-OF-LINE PROCESS INTEGRATION OF TRANSISTOR DEVICE

The Gate Stack/Shallow Junction Challenge for Sub-100 nm Technology Generations *
H.R. Huff, G.A. Brown and L.A. Larson

Process Integration for DRAM Cell Transistor Optimization*
S. Lee, S. Park, I. Kim and H. Yoon

Vertical pass Transistor Integration for Future DRAM*
R. Divakaruni and G. Bronner

Improved Device Scaling & Process Simplification Through Advanced Ion Implantation Techniques*
J.O. Borland

Transistor Design Methodology for Low Power CMOS Microprocessors
J.F. Buller, J. Cheek and D. Wristers

* Invited paper
L-Shape Spacer Architecture for Low Cost, High Performance CMOS  
E. Augendre, C. Perelló, E.P. Vandamme, S. Pochet, R. Rooyackers,  
S. Beckx, M. De Potter, A. Lauwers and G. Badenes

Impact of Indium and Boron Interaction on Short Channel and Reverse  
Short Channel Effects for NMOSFETs  

Enhanced Short-Channel Effects of Sub-50 nm Gate Length MOSFETs  
with High-k Gate Insulator Films  

Side-Wall Protection by B in P-Doped Polysilicon in Gate Etching  
T. Seino, A. Fukuchi, T. Matsuura and J. Murota

**PROCESS INTEGRATION AND DEFECT INTERACTIONS**

Impact of Metallic Impurities on Integrity of Ultra-Thin Gate Oxides and  
Gettering in Advanced Silicon Wafers*  
S. Koveshnikov, D. Beauchaine and F. González

Thermally Induced Dislocation and Slip Defects in Silicon  
C.R. Cho, Y.S. Kim, J.K. Lee, S.W. Ko, D.J. Choi, C.B. Son,  
A.E. Stephens and G.A. Rozgonyi

Process-Induced Defects and Diode Leakage in ULSI FEOL Integration  
K. Parekh, C. Mouli, M. Hermes and F. González

Reduction of Substrate Leakage Current by Minimizing Trench-isolation-  
Induced Stress  
H. Miura, N. Ishitsuka, N. Suzuki, K. Ohyu and S. Ikeda

Plasma Induced Damage Reduction by Spin-on Low-k Dielectric Process  
N. Matsunaga, H. Yoshinari, N. Yamada and H. Shibata

**PROCESS INTEGRATION IN INTEGRATED CIRCUIT  
APPLICATIONS**

Evolution of the Metallization Concepts for Applications in the Integrated  
Circuits  
S.P. Murarka, E.S. Parker and J.S. Parker

Practical Roadmap and Approach for Multi-level Interconnect  
Technology for Realizing Over-GHz System-on-Chip*  
H. Shibata

* Invited paper
Electromigration Failure Modes in CU Metallization*  
M. Gall, C. Capasso, S. Thrasher, L. Zhao, P. Mulski, R. Hernandez, 
M. Herrick, M. Angyal, B. Boeck and H. Kawasaki  
410

High Density 0.16 μm Merged DRAM/Logic Technology for System-on-a-Chip  
H. Tanaka, J. Ida, M. Takeda, H. Shinohara, E. Seo, A. Kita and 
F. Yokoyama  
426

Back-end Process Integration for Logic LSI*  
S. Saito  
434

Low Resistivity Contact Materials for ULSI Applications and 
Metal/Semiconductor Interfaces*  
S. Zaima and Y. Yasuda  
447

SUBSTRATE INTEGRATION USING SOI

MOS Transistor Scaling Challenges*  
M. Bohr  
463

SOI for CMOS Logic and Memory Applications*  
D.K. Sadana  
474

Device Challenges for Sub-150 nm CMOS*  
J.C.S. Woo  
489

Some Manufacturing Techniques for Thin Film SOI*  
A. Wittkower, C. Maleville, T. Barge and A. Auberton-Herve  
495

Technologies for Large Area Electronics on Deformable Substrates*  
J.C. Sturm, P.I. Hsu, M. Huang, H. Gleskova, S. Miller, A. Darhuber, 
S. Wagner, Z. Suo and S. Trojan  
506

FRONT-END-OF-LINE PROCESS INTEGRATION AND UNIT 
PROCESSES

Interface Technology for Advanced Gate Dielectrics*  
M. Niwa, Y. Harada, K. Eruguchi and D.-L. Kwong  
519

Characterization of Traps in ONO Films for MONOS Nonvolatile 
Memories  
H. Aozasa, I. Fujiwara, K. Nomoto, S. Tanaka and T. Kobayashi  
534

* Invited paper
Optimization of the Active Area Edge Protection in Shallow Trench Isolation
E. Augendre, R. Rooyackers, S. Pochet, L. Grau, E. Sleekx, E.P. Vandamme and G. Badenes

A Study on the Microstructures and Electrical Properties of ZrO$_2$ Thin Films

Diffusion Barrier Performance of CVD-Grown Ti-Si-N Films

Ni Salicide Technology for Deep Sub-Quarter Micron Transistor

Formation and Properties of Co-Silicide by Using Co$_{1-x}$ Ta$_x$ Alloy

The Physical and Electrical Properties of Poly Si$_{1-x}$Ge$_x$ as a Gate Electrode Material

A Study on the Solid Phase Reaction and Thermal Stability in the Ni-Si$_{1-x}$ Ge$_x$ System Using Rapid Thermal Annealing (RTA) Process

Authors Index

Subject Index

* Invited paper