

# TABLE OF CONTENTS

	Page No
Preface	vi
<b>PART I</b>	
<b>SOI MATERIALS AND PHYSICAL PROCESSES</b>	
<b>Variants on Bonded SOI for Advanced ICs</b>	1
H.S. Gamble (Invited)	
<b>Ion Beam Synthesis of SiC on Insulator Structures</b>	13
Ch. Serre, A. Pérez-Rodríguez, A. Romano-Rodríguez, J.R. Morante, J. Esteve, M.C. Acero, D. Panknin, R. Kögler, W. Skorupa	
<b>Recent Advances in SOS Materials and Devices</b>	19
T. Morishita, Y. Moriyasu, M. Matsui, A. Yasujima (Invited)	
<b>Relaxed SiGe On Insulator Fabricated via Wafer Bonding and Layer Transfer: Etch-back and Smart-cut Alternatives</b>	27
G. Taraschi, Z.Y. Cheng, M.T. Currie, C.W. Leitz, T.A. Langdo, M.L. Lee, A. Pitera, E.A. Fitzgerald, J.L. Hoyt, D.A. Antoniadis	
<b>Electrolytic Hydrogenation of Buried Preamorphized Layer in Silicon for SOI Wafer Process</b>	33
A.Y. Usenko, W.N. Carr	
<b>From SOI to SOIM technology: Application for Specific Semiconductor Processes</b>	39
O. Rayssac, H. Moriceau, M. Olivier, I. Stoemenos, A.M. Cartier, B. Aspar	
<b>Volume Production in ELTRAN® SOI-Epi Wafer™s</b>	45
H. Isaji, J. Nakayama, T. Yonehara (Invited)	
<b>Non-destructive Impulsive Stimulated Thermal Scattering (ISTS) Analysis of SOI defects in SIMOX</b>	51
M.J. Anc, M. Gostein, M. Banet, L.P. Allen	
<b>Detection of SOI Fatal Defects by Cu Decoration in Conjunction with HF Immersion</b>	57
K. Notsu, N. Honma, T. Yonehara	
<b>Analysis of Microstructural Properties of SIMOX Wafers with Photoluminescence</b>	63
V. Higgs, M.J. Anc	
<b>Defects and Strain in Hydrogen and Helium Co-implanted Silicon</b>	69
X. Duo, W. Liu, M. Zhang, C. Lin, S.X. Wang, L.M. Wang	
<b>Atomic-Layer Cleaving for SOI Wafer Fabrication</b>	75
M.I. Current, I.J. Malik, M. Feurfanger, M. Korolik, S. Kang, H. Kirk, M. Fang, S.N. Farrens, F.J. Henley	

## PART II

### ELECTRICAL CHARACTERIZATION AND PROPERTIES

<b>Electrical properties of Metal-Buried Oxide-Silicon Structures fabricated by Low Dose SIMOX process</b>	79
P. Dimitrakis, G.J. Papaioannou, S. Cristoloveanu	
<b>Extraction of the Oxide Charge Density at Front and Back Interfaces of SOI nMOSFETs Devices</b>	85
A.S. Nicolett, J.A. Martino, E. Simoen, C. Claeys	
<b>MOSFET Based "Gated-Diode" Characterization of the Buried Oxide Interface of Irradiated and non-Irradiated SIMOX and UNIBOND Wafers</b>	91
A. Salman, D.E. Ioannou, R.K. Lawrence, W.C. Jenkins, S.T. Liu	
<b>Measurements of Low Field Mobility in Ultra-Thin SOI n- and p-MOSFETs</b>	97
M. Mastrapasqua, D. Esseni, G.K. Celler, F.H. Baumann, C. Fiegna, L. Selmi, E. Sangiorgi	
<b>Electrical Characterization of Bonded SOI Layers with Hg-contact "Horseshoe" Probes and InGa-contact "H-FET" Structures</b>	103
H. Kirk, S. Bedell, M. Current	
<b>Determination of Silicon Film Doping Concentration and Back Interface Oxide Charge Density using SOI-MOS Capacitor</b>	109
V. Sonnenberg, J.A. Martino	
<b>Charge Injection Characterization of Thin-Film SOI MOS Transistors at High Temperature</b>	115
G. Picún, L. Demeûs, D. Flandre	
<b>Total Dose Radiation Response of 0.25 <math>\mu\text{m}</math> SOI PD CMOS Transistors</b>	121
S.T. Liu, P.F. Fechner, W.C. Jenkins, T. Barge	
<b>Cryogenic Operation of Fully-Depleted SOI nFETs</b>	127
Y. Li, J.D. Cressler, G. Niu, J. Patel	
<b>Evaluation and Comparison of Various Silicon-On-Sapphire (SOS) Materials using the Pseudo-MOSFET Technique</b>	133
N. Hefyene, S. Cristoloveanu, G. Ghibaudo, M. Matsui, A. Yasujima	
<b>Trapping and Annealing of Charge Generated by FN Electron Injection in Buried Oxide of SIMOX and UNIBOND SOI Structures</b>	139
A.N. Nazarov, V.I. Kilchytska, I.P. Barchuk, A.T. Tkachenko	

## PART III

### DEVICE PHYSICS AND SIMULATION

<b>Study of Self-Heating Influence on Device Performance of 0.1 <math>\mu\text{m}</math> SOI MOSFETs Including Velocity Overshoot</b>	145
S. Kawanaka, K. Matsuzawa, K. Inoh, Y. Katsumata, M. Yoshimi, H. Ishiuchi	
<b>Influence of the Back Gate Bias on the Properties of SOI LDMOSFETs</b>	151
A. Vandooren, S. Cristoloveanu, M. Mojarradi, E. Kolawa	

<b>Monte Carlo Simulation of Electron Transport in Silicon-On-Insulator devices</b>	157
F. Gámiz, J.B. Roldán, J.A. López-Villanueva, P. Cartujo-Cassinello, J.E. Carceller, P. Cartujo	
	(Invited)
<b>Hot-Carrier Effects in Deep Submicron SOI-MOSFETs during Off-state Operation: Aging Characteristics and Defect Evaluation</b>	169
P. Dimitrakis, J. Jomaah, F. Balestra, G.J. Papaioannou	
<b>Special Frequency-Dependent Transient Mechanisms in SOI MOSFETs Measured by a New Technique: The Average Transient Current</b>	175
T. Ernst, S. Lakeou, F. Allibert, J. Pretet, S. Cristoloveanu	
<b>A Simulation Study of Partially Depleted SOI MOSFETs</b>	181
M. Gritsch, H. Kosina, T. Grasser, S. Selberherr	
<b>A Compact Model for Silicon-On-Insulator LDMOST, Including Accumulation, Lateral Doping Gradient and High Side Behaviour</b>	187
N. D'Halleweyn, J. Benson, M. Swanenberg, W. Redman-White	
<b>A New Fully-Depleted SOI MOSFET Macro-Model Valid from DC to RF</b>	193
B. Iñiguez, J.P. Raskin, L. Demeûs, A. Nève, M. Goffioul, P. Simon, D. Vanhoenacker, D. Flandre	
<b>Analysis of Non-Stationary Transport and Quantum Effects in Realistic 0.1 µm Partially-Depleted SOI Technology</b>	199
D. Munteanu, G. Le Carval, C. Fenouillet-Beranger	
<b>Silicon-On-Insulator (SOI) MOSFET Structure for Sub-50 nm Channel Regime</b>	205
Y. Omura	
<b>Modeling, Simulation and Design Kit for SOI</b>	211
O. Faynot, J.L. Pelloie, M. Belleville	
	(Invited)
<b>Channel Width, Length and Thickness Effects in LOCOS-Isolated SOI MOSFETs</b>	221
J. Pretet, S. Cristoloveanu, F. Allibert, A. Zaslavsky, C. Raynaud	
<b>Theoretical Prediction of Switching in MOS/SOI Transistor with Ultrathin Oxide</b>	227
B. Majkusiak	
<b>Modeling of the Leakage Drain Current in Accumulation-Mode SOI pMOSFETs for High-Temperature Applications</b>	233
M. Bellodi, B. Iñiguez, D. Flandre, J.A. Martino	
<b>Suppression of the Floating Body Effect with SiGe Source Structure for Fully Depleted SOI MOSFET's</b>	239
Y.G. Ko, H.S. Kang, B.S. Kim, Y.W. Kim, K.P. Suh	
<b>Impact of Body-to-Body Leakage on MOSFET Design Scaling in Partially Depleted SOI</b>	245
J.W. Sleight, A. Bryant, W. Clark, M. Jeong, E.J. Nowak, W. Rausch, M.J. Sherony	
<b>Potential of Surface Accumulation Mode for Deep-Submicron Fully-Depleted SOI CMOS Technologies</b>	251
B. Iñiguez, E. Raully, D. Flandre	

<b>Observation of Bulk-Trap Induced Generation-Recombination Noise in the Fully Depleted SOI MOSFET</b>	259
Z. Lun, D.S. Ang, C.H. Ling	

## PART IV DEVICE, CIRCUITS AND APPLICATIONS

<b>Silicon-On-Sapphire Technology: QUO VADIS II. A Competitive Alternative for RF Systems</b>	265
I. Lagnado, P.R. de la Houssaye, S.J. Koester, R. Hammond, J.O. Chu, J.A. Ott, P.M. Mooney, L. Perraud, K.A. Jenkins	
<b>Improvement of Sub-0.25 <math>\mu\text{m}</math> Fully-Depleted SOI CMOS Analog Performance by Thinning the Si Film</b>	271
A. Nève, V. Dessard, P. Delatte, V. Brodeux, B. Iñiguez, E. Raully, D. Flandre	
<b>Mixed-Signal LSI Technology using SOI Devices for Fingertip-Sized Communicator</b>	277
Y. Kado, Y. Matsuya, T. Douseki, S. Nakata, M. Harada, J. Yamada	
	(Invited)
<b>Characterization of Thin-Film SOI Split-Drain MOS Transistors as Magnetic Sensors</b>	289
G. Picún, D. Flandre	
<b>Reduction of Dynamic Leakage Current for 0.18 <math>\mu\text{m}</math> SOI Devices by Using Retrograded Channel Structure</b>	295
H.S. Kang, B.S. Kim, J.H. Jin, Y.W. Kim, K.P. Suh	
<b>Improved LOCOS Isolation for Ultra Thin 0.18 <math>\mu\text{m}</math> Fully-Depleted SOI CMOS</b>	301
H. van Meer, K. De Meyer	
<b>The BELPHI-SOI Technology</b>	307
G. Amato, L. Boarino, A.M. Rossi, S. Borini, G. Lulli, A. Parisini	
<b>Design Considerations for SOI Charge Pump Circuits</b>	313
N. Subba, A. Salman, S. Mitra, D.E. Ioannou, C. Tretz	
<b>High Performance Current-Mirrors Using Graded-Channel SOI NMOSFETs</b>	319
M.A. Pavanello, J.A. Martino, D. Flandre	
<b>Advanced RESURF Concepts in SOI Devices - Optimisation and Fabrication</b>	325
A. Popescu, F. Udrea, K. Sheng, D. Garner, H.T. Lim, R. Ng, G. Khoo, W. Milne	
<b>Fully Depleted SIMOX SOI Process Technology for Low Power Digital and RF Device</b>	331
M. Itoh, Y. Kawai, S. Ito, K. Yokomizo, Y. Katakura, Y. Fukuda, F. Ichikawa	
	(Invited)
<b>Combining SOI Technology and Asynchronous Design for Power Reduction</b>	337
D. Donaghy, L. Brackenbury, S. Hall	

<b>Validation of Extracted High Frequency Small Signal Parameters on SOI devices</b>	343
A. Bracale, V. Ferlet-Cavrois, N. Fel, J.L. Gautier, J.L. Pelloie, J. du Port de Poncharra	
<b>Effect of SiGe Layer on Electrical Characteristics of SGI-PDSOI MOSFETs</b>	349
T.H. Choe, G.J. Bae, S.S. Kim, H.S. Rhee, K.W. Lee, N.I. Lee, H.S. Kang, K. Fujihara, H.K. Kang, J.T. Moon	
<b>SOI Materials and Devices: A Designer Viewpoint</b>	355
C. Tretz	(Invited)
<b>Avalanche Currents in High-Voltage, Thin-Film Silicon-On-Insulator Devices</b>	363
R.P. Zingg, H. Gerritsen, I. Emmerik-Weijland	
<b>Isolation Techniques, Parasitic Sidewall Conduction and Narrow Channel Effects on SOI MOSFET's</b>	369
D.E. Ioannou	(Invited)

## PART V INNOVATING SOI DEVICES

<b>Single Electron Transistors and Other Nanodevices on SOI</b>	379
T. Hiramoto, N. Takahashi, H. Ishikuro, M. Saitoh	(Invited)
<b>Silicon On Nothing (SON) - Fabrication, Material and Devices</b>	391
T. Skotnicki	(Invited)
<b>A Fully Depleted Delta-Channel SOI NMOSFET</b>	403
Z. Jiao, C.A.T. Salama	
<b>Self-Consistent Simulation of Nano Scale SOI Devices: The Case of Nano Flash Memory</b>	409
X. Tang, X. Baie, J.P. Colinge, F. Van de Wiele, V. Bayot	
<b>Effect of Quantum Confinement in SOI Single-Hole Transistors</b>	415
X. Tang, X. Baie, J.P. Colinge, F. Van de Wiele, V. Bayot	
<b>A Process-Based Compact Model for Double-Gate MOSFETs</b>	421
M.H. Chiang, J.G. Fossum	
<b>Performance of Double-Gate SOI nMOSFETs at Low Temperature</b>	427
A. Vandooren, S. Cristoloveanu, J.P. Colinge, D. Flandre	
<b>SiGe Heterojunction Bipolar Transistors on Insulator</b>	433
P. Ashburn, H.A.W. El Mubarek, J.M. Bonar, W. Redman-White	(Invited)
<b>Nano Gap Fabrication by Thermal Stress Cleavage on SIMOX SOI for Lateral FED Application</b>	445
Y.H. Bae, W.J. Zang, S.H. Hahm, J.H. Lee, J.H. Lee	
<b>A Tunneling-Barrier Junction MOSFET on SOI Substrates with a Suppressed Short-Channel Effect for the Ultimate Device Structure</b>	451
Y. Omura	
<b>Author Index</b>	457
<b>Subject Index</b>	461