

## TABLE OF CONTENTS

<i>Preface</i>	<i>iii</i>
<i>Conference organization</i>	<i>iv</i>
<b>Section I</b>	<b>1</b>
<b>Advanced Thermal Processing Equipment and Process Monitoring</b>	
1.* Single-wafer Thermal Processing for 300 mm Semiconductor Manufacturing <i>Y. Ma</i>	3
2. Emissivity Effects in Differential Epitaxial Growth <i>E. Aksen, W. de Boer, D. Terpstra</i>	15
3.* Fast-Ramp, Low-Temperature Annealing System in the Levitor Floating-Wafer System <i>E.H.A. Granneman, V.I. Kuznetsov, A.B. Storm, J.B. Post, T. Ritzdorf, R.A. Weaver, and R. Baskaran</i>	23
4. An RTP Chamber Model for Apparent Emittance <i>B.E. Adams and A. Hunter</i>	33
5. Concept of Electrically Switchable Reflector Films on the Camber Walls of RTP Reactors <i>F. Roozeboom, P. van der Sluis and N.E.B. Cowern</i>	41
6.* Non-Destructive Post-Anneal Characterization of Source/Drain Processing using the Carrier Illumination Method <i>P. Borden and L. Bechtler</i>	49
7. Hot-Wall RTP for Thin Gate Oxide and Silicon Nitride <i>Y. Senzaki, J. Sisson, R. Herring, J. Yao, D. Teasdale, J. Ricketts, D. Dostal, and C. Barelli</i>	61
8.* Characterization of ultra-thin Gate Dielectrics by Grazing X-Ray Reflectance and Spectroscopic Ellipsometry on the Same Instrument <i>P. Boher, J.L. Stehlé, C. Defranoux, S. Bourtault, J.P. Piel, and P. Evrard</i>	67
9.* Analysis of Pinmark Induced Defects after RTP <i>J. Niess, W. Dietl, O. Altug, W. Lerch, H.D. Geiler and H. Karge</i>	79

<b>Section II</b>	<b>87</b>
<b>Gate Engineering</b>	
10. Implant and Anneal Methods for PMOS Gates <i>A. T. Fiory, K. Bourdell, Y. Chen, Y. Ma, J. M. McKinley, P. K. Loy and H. W. Koh</i>	89
11. Electrical and Material Characterization of Uniform Very Heavily Doped p+ Polysilicon Films deposited by RTCVD <i>W. J. Kiether, Z. Wang, W. Li, and J. Hauser</i>	97
12. The Effect of Deposition Temperature on Grain Structure and Electrical Properties of Amorphous and Polycrystalline Silicon fabricated by Rapid Thermal Chemical Vapor Deposition for the Application of CMOS Gate Electrodes <i>Y. Chen, Y. Ma, and W. H. Koh</i>	105
13. Dry Oxidation and Implant Anneal in a Single Wafer Rapid Thermal Furnace <i>T. Fukada, W. S. Yoo, Y. Hiraga, K. Kang, and H. Kitayama</i>	113
14. RF and Microwave Annealing for Ultra Shallow Junction Formation <i>K. Thompson, J. H. Booske, D. F. Downey, Y. Gianchandani, and R. Cooper</i>	121
<b>Section III</b>	<b>129</b>
<b>Gate Stacks for Nanoscale CMOS</b>	
15. * Challenges of Forming Ultra Thin Gate Oxides <i>R. Arghavani</i>	131
16. Multiple Spike RTP Process for Forming Ultra Thin Oxides for MOS Gate Dielectric Application <i>J. H. Das, Y. B. Jia, J. Y. Choi, A. D. Daniel, A. J. Atanos, and S. P. Tay</i>	147
17. Comparison of Interface Properties of Dry and Wet Oxides Grown in Different Ambient <i>R. Sharangpani and S. P. Tay</i>	157
18. Physical and Electrical Properties of Ultra Thin (<2.0 nm) Rapid Thermal Oxynitrides <i>M. L. Green, T. W. Sorsch, W. Gladden, Y. Ma, W. N. Lennard, B. E. Weir, D. Monroe, and P. Silverman</i>	163
19. * High-K Gate Dielectrics: HfO <sub>2</sub> , ZrO <sub>2</sub> , and Their Silicates <i>R. Nieh, K. Onishi, R. Choi, E. Dharmarajan, S. Gopalan, C. S. Kang, and J. C. Lee</i>	171

20. Preparation of Sub 20Å Thick Ultra-Thin Stack Gate Dielectrics by <i>In-situ</i> RTCVD Processes <i>J. S. Jeon, C. Wong, J. Gray, H. Kim, and B. Ogle</i>	183
21.* Ultra Thin High-K Dielectrics Grown by Atomic Layer Deposition: A Comparative Study of ZrO <sub>2</sub> , HfO <sub>2</sub> , Y <sub>2</sub> O <sub>3</sub> and Al <sub>2</sub> O <sub>3</sub> <i>E. P. Gusev, E. Cartier, M. Copel, M. Gribelyuk, D. A. Buchanan, H. Okorn-Schmidt, C. D'Emic, P. Kozlowski, M. Tuominen, M. Linnermo and S. Hauka</i>	189
22. Physical Characterization of ZrO <sub>2</sub> Films on Silicon After Rapid Thermal Annealing <i>Y. Z. Hu and S. P. Tay</i>	197
23. Characteristics of Ultra Thin (EOT<1 nm) RTCVD Zr Silicate (Zr <sub>27</sub> Si <sub>10</sub> O <sub>63</sub> ) Gate Dielectrics <i>C. H. Lee, H. F. Luan, W. P. Bai, S. J. Lee, T. S. Jeon, D. Roberts, and D. L. Kwong</i>	205
24. Device Fabrication and Evaluation of Alternative High-K Dielectrics and Gate Electrodes Using a Non-Self Aligned Gate process <i>I. Kim, S. K. Han, W. Kiether, S. J. Lee, C. H. Lee, H. F. Luan, Z. Luo, E. Rying, Z. Wang, D. Wicaksana, W. Zhu, J. Hauser, A. Kingon, D. L. Kwong, T. P. Ma, J. P. Maria, V. Misra, and C. M. Osburn</i>	211
25.* An Annealing Study of La <sub>2</sub> O <sub>3</sub> -SiO <sub>2</sub> and ZrO <sub>2</sub> -SiO <sub>2</sub> Gate Dielectrics <i>A. I. Kingon, J. P. Maria, D. Wicaksana, and J. Parrette</i>	221
26. High Quality Ultra Thin HfO <sub>2</sub> Gate Stack Prepared by <i>In-Situ</i> RT-MOCVD Process <i>S. J. Lee, H. F. Luan, W. P. Bai, C. H. Lee, R. Clark, D. Roberts, L. Myers, and D. L. Kwong</i>	231
27. Effect of Postdeposition Rapid Thermal Annealing of (1-x)Ta <sub>2</sub> O <sub>5</sub> -xTiO <sub>2</sub> Thin Films Formed by Metalorganic Decomposition <i>K. M. Salam, H. Konishi, M. Mizuno, H. Fukuda, and S. Nomura</i>	239
<b>Section IV</b> <b>Thermal Budget Issues</b>	245
28.* Will Thermal Budget Really Matter in the Future? <i>D. E. Mercer, A. Jain, S. W. Butler</i>	247

<b>Section V</b>	<b>261</b>
<b>Ultra-Shallow Junctions for Nanoscale CMOS</b>	
29.* Sub-100 nm Gate Stack/Ultra Shallow Junction Integration Challenges <i>H. R. Huff, G. A. Brown, L. A. Larson, and R. W. Murto</i>	263
30. Source/Drain Extension Formed by Impulse Anneal <i>M. E. Lefrancois, D. M. Camm, S. McCoy, and K. Elliott</i>	297
31. Ultra-Shallow Junction Formation Via Thermal diffusion of Boron into High Energy Ion Irradiated Silicon <i>L. Shao, X. M. Lu, X. M. Wang, J. R. Liu, and W. K. Chu</i>	305
32. Fundamental Issues in Rapid Thermal Annealing (RTA), Spike RTA and Excimer Laser Annealing (ELA) for the Formation of Shallow p+/n Junctions <i>Y. F. Chong, K. L. Pey, A. T. S. Wee, A. See, C. H. Tung, Y. F. Lu</i>	311
33.* State of the Art Techniques for Ultra-Shallow Junction Formation <i>W. Lerch, B. Bayha, D. F. Downey, and E. Arevalo</i>	321
34. Shallow Junction Formation by Small Cluster Implantation <i>X. Lu, L. Shao, X. Wang, Q. Chen, J. Liu, W. K. Chu, J. Bennett, and L. Larson</i>	337
35. Non-Equilibrium Molecular Dynamic Simulations of Laser Thermal Processing of Heavily B-Doped Si <i>L. Wang, M. O. Thompson, and P. Clancy</i>	345
<b>Section VI</b>	<b>353</b>
<b>Contacts for Nanoscale CMOS</b>	
36. A Comparative Study of Contacts to Silicon-Germanium Alloys for Sub-100 nm CMOS Source/Drain Junctions <i>J. Liu, H. Mo, and M. C. Ozturk</i>	355
37. High Thermal Stability Ni/Co Silicide on SiGe for Raised Source/Drain Structures <i>D. J. Tweet, J. S. Maa, and S. T. Hsu</i>	363
38. Formation of Nickel Silicide in a Susceptor-Based, Low-Pressure RTP System <i>A. Atanos, K. Reddy, A. Dauz, and V. Parihar</i>	371

<b>Section VII</b>	<b>379</b>
<b>Novel Devices and Applications</b>	
39. * The Vertical Replacement-Gate (VRG) MOSFET: A High-Performance, Vertical MOSFET with Lithography-Independent Critical Dimensions <i>J. M. Hergenrother, S. H. Oh, T. Nigam, D. Monroe, F. P. Klemens, A. Kornblit, F. H. Baumann, J. L. Grazul, R. W. Johnson, C. A. King, and R. N. Kleiman</i>	381
40. Realization of Deep p+ Zones by Al Thermomigration in a Temperature Gradient RTP Furnace <i>B. Morillon, J-M. Dilhac, C. Ganibal, C. Anceau</i>	393
41. Spin-on-Glass Bake and Cure Using a Resistively Heated Batch Annealing Oven <i>W. S. Yoo, T. Fukada, Y. Hiraga, K. Kang, and J. Yamamoto</i>	401
42. High Performance SOI CMOS Technology: FEOL Process, Device, and Material Interactions <i>M. Mendicino</i>	409
43. Metal-Oxide-Silicon Light Emitting Diodes Prepared by Rapid Thermal Oxidation <i>C. W. Liu, Y. H. Liu, C. H. Lin, M. H. Lee, M. J. Chen, and C. F. Lin</i>	421
<b>Section VIII</b>	<b>429</b>
<b>Author Index and Key Word Index</b>	
Author Index	431
Key Word Index	435