

TABLE OF CONTENTS

PREFACE	iii
---------------	-----

Plasma Enhanced Deposition

Process and Material Properties of PECVD Boron-doped Amorphous Silicon Films	1
<i>H. Nominanda and Y. Kuo</i>	
Properties of Boron-doped Amorphous Silicon Films Obtained with a Low Frequency Plasma	10
<i>A. Heredia-J, A. Torres-J, A. Jaramillo-N, F.J. De la Hidalga-W, C. Zuniga-I, and A. Munguia-C</i>	
Si Epitaxial Growth on Atomic-Order Nitrided Si (100) using an ECR Plasma	17
<i>M. Mori, T. Seino, D. Muto, M. Sakuraba, and J. Murota</i>	
Optimizing Pulse Protocols in Plasma-Enhanced Atomic Layer Deposition	25
<i>V. Prasad, M.K. Gobbert, and T.S. Cale</i>	
High Density Plasma Deposited Silicon Nitride Films for Coating InGaAlAs High-Power Lasers	35
<i>R.E. Sah, F. Rinner, R. Keifer, M. Mikulla, and G. Weimann</i>	
High Productivity 300 mm HDP-CVD for Next-Generation Gap Fill Processes	43
<i>B. Geoffrion, N. Dubey, and P. Krishnaraj</i>	

Plasma Etching I: Modeling & Mechanisms

Plasma Hydrogenation of a Buried Trap Layer in Silicon: Formation of a Platelet Layer	50
<i>A.Y. Usenko, W.N. Carr, and B. Chen</i>	
Integrated Modeling Investigation of Plasma Dielectric Etching Processes	61
<i>D. Zhang, S. Rauf, T.G. Sparks, and P.L.G. Ventzek</i>	
Plasma-Surface Kinetics and Feature Profile Evolution in Cl ₂ + HBr Etching of Poly-silicon	71
<i>W. Jin, S.A. Vitale, and H.H. Sawin</i>	

Surface Treatment of SiC using NF ₃ /O ₂ Plasmas	84
<i>T. Kai, W. Shimizu, A. Hibi, T. Iwase, T. Abe, M. Inaba, Z. Ogumi, T. Tojo, and A. Tasaka</i>	

Quantitative Analysis and Comparison of Endpoint Detection Based on Multiple Wavelength Analysis - Part I: Multi-Wavelength Method	92
<i>B.E. Goodlin, D.S. Boning, and H.H. Sawin</i>	

Quantitative Analysis and Comparison of Endpoint Detection Based on Multiple Wavelength Analysis - Part II: Noise Analysis of Multi-Wavelength OES	106
<i>B.E. Goodlin, D.S. Boning, and H.H. Sawin</i>	

Plasma Etching II: Equipment

Investigations of 300 mm Wafer Tool Set Progress and Performance	125
<i>K. Mautz</i>	

Simultaneous Fault Detection and Classification for Semiconductor Manufacturing Tools	137
<i>B.E. Goodlin, D.S. Boning, H.H. Sawin, and B.M. Wise</i>	

Effects of Showerhead Face Chemistry on Capacitively Coupled Plasma Discharges	154
<i>B. Devulapalli and G.I. Font</i>	

Plasma Etching III: Gate Dielectrics and Silicon

Differential Surface Charging of the Dielectric during Plasma Etching and Surface Charge Leakage Kinetic	162
<i>M.K. Abatchev, B.J. Howard, D.S. Becker, R.L. Stocks, and J. Chapman</i>	

Thickness Scaling of Gate Dielectric on Plasma Charging Damage in MOS Devices	170
<i>K-S. Chang-Liao and P-J. Tzeng</i>	

Gate Oxide Integrity and Micro-loading Characterization of 300 mm Process Tools	179
<i>K. Mautz</i>	

Measurement of Device Charging Damage in a Dielectric Etch 300 mm Chamber with a Bias Voltage Diagnostic Cathode	191
<i>M.C. Kutney, S. Ma, K. Horioka, R. Lindley, S. Kats, T. Kropewnicki, K. Doan, and H. Shan</i>	

Etching of High-k Gate Dielectrics and Gate Metal Candidates	199
<i>S.K. Han, I. Kim, H. Zhong, G.P. Heuss, J.H. Lee, D. Wicaksana, J.P. Maria, V. Misra, and C.M. Osburn</i>	
Etching High Aspect Ratio Silicon Trenches	210
<i>S. Panda, R. Ranade, and G.S. Mathad</i>	
Inverse Micro-loading Effect in Reactive Ion Etching of Silicon	218
<i>S. Jensen and O. Hansen</i>	
Plasma Etched Micro-machined Silicon Stampeders for Plastic Bio- Technology Applications	227
<i>D. Weston, W.J. Dauksher, D. Rhine, T. Smekal, S. Rauf, P.J. Stout, and P.L.G. Ventzek</i>	

Plasma Etching IV: Silicon Dioxide

Radical Control in a Hole to Break an Etch-Stop Barrier in Highly Selective HAC Etching	239
<i>N. Negishi, K. Yokogawa, T. Yoshida, and M. Izawa</i>	
Etching vs Deposition: The Effect on Profiles and Etching Yield Curves for Oxide Etching	251
<i>O. Kwon, W. Jin, and H.H. Sawin</i>	

Plasma Etching V: Dual Damascene, Low-k

Effect of Oxygen and Nitrogen Additions on Silicon Nitride Reactive Ion Etching in Fluorine Containing Plasmas	263
<i>C. Reyes-Betanzo, S.A. Moshkalyov, A.C.S. Ramos, M.A. Cotta, and J.W. Swart</i>	
A Novel Approach to Reduce Via Corner Faceting in the Via-First, No Middle Stop Layer Dual Damascene Trench Etch	277
<i>Y-S. Kim, K.L. Doan, C. Bjorkman, A. Paterson, Z. Sui, and H. Shan</i>	
Patterning 180 nm Copper Oxide Dual Damascene Baseline with 193 nm Resists	290
<i>V. Bakshi and G. Smith</i>	
Copper Fine Patterns Etched with HBr Plasma Based Processes	299
<i>S. Lee and Y. Kuo</i>	

Intellectual Property Creation from Semiconductor Process and Equipment Development	305
<i>K. Mautz</i>	
AUTHOR INDEX	317
SUBJECT INDEX	320