

## TABLE OF CONTENTS

<i>PREFACE</i>	v
----------------	---

### KEYNOTE PAPERS

State of the Art in Transistors *	3
M. Bohr	
CMOS Scaling and Nanoelectronics New Materials and Processes *	15
Y. Nishi	
Limitations of CMOS Scaling: What's Next*	27
J. Dunn, A. Joseph, D. Hareme, E.J. Nowak and B.S. Meyerson	

### INTEGRATION OF UNIT PROCESSES

Logic Based DRAM Technology Evolution Through Ultimate Integration*	45
P. Mazoyer, C. Caillat and M. Bouche	
Atomically Controlled CVD Technology for Future Si-Based Devices *	53
J. Murota, M. Sakuraba and B. Tillach	
Film Composition and its Profile Control of HfSiON for Poly-Si Gate CMOSFET with High Performance and Reliability *	67
Y. Tsunashima, K. Sekine, T. Watanabe, S. Inumiya, M. Takayanagi, A. Kaneko, M. Sato, K. Kojima, K. Ishimaru and K. Eguchi	
A Review of Si Epitaxy: 40 years of Progress with an Extraordinary Future*	81
D.J. Meyer	
Surface Preparation and Cleaning Challenges for Sub-65 nm Process Integration	97
J.J. Rosato	
Ultra-Low Thermal Budget CMOS Process for 65 nm-node Low-Operation-Power Applications *	111
F. Ootsuka, A. Mineji, K. Yamashita, M. Yasuhira and T. Arikado	
Infusion Processing: An Alternative to Plasma Technology for Semiconductor Device Manufacturing *	118
J. Hautala, W. Skinner, S. Sherman, Y. Shao and J. Borland	

\* Invited paper

### **GATE STACK INTEGRATION**

Validity of Generated Subordinate Carrier Injection Model in Al Profiled HfAlON Dielectrics \* 133

H. Satake, H. Ota, K. Okada, T. Nabatame and A. Toriumi

Low Power and High Speed Hf-based gated CMOS FET with Dual Poly-Si Gate Electrodes \* 143

T. Iwamoto, T. Ogura, M. Terai, A. Morioka, M. Saitoh, N. Kimizuka, Y. Yasuda, K. Imai, S. Fujieda and H. Watanabe

Physical Origins of Mobility Reduction in High-k Gate Transistors\* 155

S. Saito

High-k Dielectrics Integration Prospects\* 169

S. Kubicek, S. Van Elshocht, A. Delabie, K. Yamamoto, S. Beckx, M. Claes, N. Van Hoornick, D.-H. Kwak, S. Hyan, A. Rothschild, A. Veloso, K. Anil, G. Lujan, J.A. Kittle, A. Lauwers, V. Kaushik, M. Niwa, S. De Gendt, M. Heyns, M. Jurczak and S. Biesemans

### **GENERAL INTEGRATION ISSUES**

Applications Focused Trends in SiGe BiCMOS Technologies \* 193

S. St Onge, A. Joseph, L. Lanzerotti, N. Feilchenfeld, D. Coolbaugh, B. Orner, J. Dunn and D. Harame

SPP Photonic Probe of Damascene Line Quality 206

G.D. Knight and T.J. Smy

High Density Remote Plasma Enhanced Atomic Layer Deposition of Ruthenium Thin Films 218

M.-G. Ko, E.-J. Lee and J.-W. Park

Challenges for Interconnect of Future CMOS Generations: Implementation of Emerging Processes and Alternative Architectures \* 221

V. Arnal, L.G. Gosset, W.F.A. Besling, A. Farcy, L.L. Chapelon, A. Fuchsmann, J. Vitiello, S. Chhun, M. Aimadeddine, C. Guedj, J.F. Guillaumond and J. Torres

N- and P-Type Lateral DMOSFETs Integration and Optimization in an Advanced RF BiCMOS Technology 235

B. Szlag, D. Muller, J. Mourier, A. Giry, D. Pache and A. Monroy

Technology and Applications of Silicon-on-Nothing *	245
I. Mizushima, T. Sato and Y. Tsunashima	
Process Integration on Glass Substrate by CW Laser Lateral Crystallization (CLC) *	259
N. Sasaki	
* Invited paper	
Novel Integration Concepts for SiGe-Based RF-MOSFETs*	270
M. Östling, B. G. Malm, P-E. Hellström, H.H. Radamson, C. Isheden, J. Seger, M. von Haartman and S.-L. Zhang	
Planar Bonded Double Gate MOS Transistors Down to $L_G = 10$ nm *	285
M. Vinet, J. Widiez, J. Lolivier, T. Poiroux, B. Biasse, B. Previtali, J. Dechamp and S. Deleonibus	
Perspectives for Ultra High Density Nonvolatile Data Storage *	296
M. Specht, U. Dorna, F. Hofmann, L. Dreeskornfeld, J. Kretz, M. Städele, J. Willer, W. Rösner and L. Risch	
Integration of HIMOS <sup>TM</sup> Flash Memory in a 90 nm CMOS Technology	306
J. De Vos, L. Haspeslagh, M. Demand, A. Redolfi, C. Baerts, S. Beckx, F. Vleugels and J. Van Houdt	
Retention Characteristics of MONOS Nonvolatile Memories	316
H. Aozasa, I. Fujiwara, K. Yamauchi, K. Koyama and T. Kobayashi	

### **STRAINED SILICON INTEGRATION**

Exploring Stress Engineering Approaches for the 45 nm Technology Node	327
V. Moroz and X. Xu	
P <sup>+</sup> /N Junction Formation in Thin Strain Relaxed Buffer Strained Silicon Substrates: The Effect of the Junction Anneal	338
G. Eneman, E. Simoen, R. Delhougne, P. Verheyen, V. Simons, R. Loo, M. Caymax, K. De Meyer, W. Vandervorst and C. Claeys	
The Low-Frequency Noise in n-MOSFETs on Strained Silicon: Is There Room for Improvement?	349
E. Simoen, G. Eneman, P. Verheyen, R. Delhougne, R. Rooyackers, R. Loo, W. Vandervorst, K. De Meyer and C. Claeys	
Strain Engineering for Si CMOS Technology *	360

D. K. Sadana, S. W. Bedell, A. Reznicek, J.P. de Souza, K. Fogel  
and H. Hovel

### **BACK END OF LINE INTEGRATION**

CMP Technology for the 32-45 nm Node Cu/Low-k Integration *	385
S. Kondo, B.U. Yoon, S. Tokitoh, A. Namiki, K. Misawa, K. Inukai, S. Sone, H.J. Shin, Y. Matsubara, N. Ohashi and N. Kobayashi	
Integration of High Aspect Ratio Structures	395
G. Sandhu and F. Gongalez	
* Invited paper	
Reliability of Damascene Copper Interconnects *	408
K. Ueno, T. Ishigami, Y. Kakuhara and M. Kawano	
Comparison of MOSFET Characteristics Between ALD and MOCVD TiN Metal Gate on Hf Silicate	419
S.C. Song, B.H. Lee, Z. Zhang, K. Choi, S.H. Bae, H. Alshareef, P. Majhi, H.C. Wen, J. Bennett, B. Sassman, and P. Zeitzoff	
Authors Index	425
Subject Index	429