

TABLE OF CONTENTS

<i>Preface</i>	iii
<i>Conference organization</i>	iv
Section I	1
Tutorial on Advanced CMOS Devices : From Practical Options to Innovative Concepts	
1 Part I - Conventional Devices and Technology Options <i>H.-S. P. Wong (Invited Paper)</i>	3
2 Part II - Exploratory Devices and Approaches <i>H.-S. P. Wong (Invited Paper)</i>	13
Section II	
Ultra-Shallow Source/Drain Junctions in Silicon	23
3 Electrical Activation and Dopant Diffusion of Heavily Boron Implanted Silicon <i>J. Harnish, C. Carlson, J. Foggiato, K. Kang and W. S. Yoo</i>	25
4 Using Surface Chemistry for Defect Engineering in Ultrashallow Junction Formation <i>E.G. Seebauer (Invited Paper)</i>	33
5 Effect of Amorphization on Activation and Deactivation of Boron in Source/Drain, Channel and Poly Gate <i>B.J. Pawlak, R. Duffy, T. Janssens, W. Vandervorst, S. Severi, O. Richard, A. Benedetti, P. Eyben, B. Colombeau, N.E.B. Cowern, R.A. Camillo-Castillo, K.S. Jones and M. Abov</i>	43
6 Ultraviolet Raman Spectroscopic Study on Flash-Anneal Recrystallization of Ultra-Shallow Boron-Implanted Layer on Silicon <i>M. Yoshimoto, H. Nishigaki, H. Harima, K. Kang and W.S. Yoo</i>	50
7 Plasma Doping <i>B. Mizuno, Y. Sasaki, C.-G. Jin, H. Tamura, K. Okashita, H. Ito, K. Tsutsui and H. Iwai (Invited Paper)</i>	58
8 Characterization of Ultra-Shallow Implanted P ⁺ Layer on P ⁻ Type Silicon Substrates after Flash Anneal and Conventional Rapid Thermal Anneal <i>T. Suzuki, M. Seto, N. Suzuki, K. Kang and W. S. Yoo</i>	68

9	Ultra Shallow Junction Formation by Flash Annealing: The Challenges Ahead <i>J. Foggiato and W.S. Yoo</i>	76
10	Device Study of Source/Drain Extension and Halo Formation Using a Single-Wafer, High-Current Implanter <i>S. B. Felch, M. A. Foad, C. Olsen, F. Nouri, Y. Matsunaga and N. Natsuaki</i>	83
11	Silicon Nitride Material Engineering for Ultra-Shallow Junction Formation <i>J. Gumphier, N. Mehta, W. Bather and J. Xu</i>	91
12	Shallow Doping of Silicon from an Adsorbed Phosphorus Surface Layer <i>B. Kalkofen, M. Lisker and E.P. Bulte</i>	99
Section III		
High-κ Dielectrics on Silicon		107
13	High-k Gate Stack Engineering – towards Meeting Low Standby Power and High Performance Targets <i>S. De Gendt, D. Brunco, M. Caymax, T. Conard, L. Date, A. Delabie, W. Deweerd, G. Groeseneken, M. Houssa, S. Hyun, V. Kaushik, S. Kubicek, J. Maes, L. Pantisano, L. Ragnarsson, E. Rohr, T. Schram, Y. Shimamoto, E. Sleenckx, W. Vandervorst, S. Van Elshocht, K. Yamamoto, T. Witters, C. Zhao, P. Zimmerman and M. Heyns (Invited Paper)</i>	109
14	On Location and Magnitude of Trapped Charge in Poly-Si ALD- Al_2O_3 Capped Hf-Silicate Gate Stacks <i>K. Maitra, B.P. Linder, E.P. Gusev, V. Narayanan, M.M. Frank and E. A. Cartier</i>	118
15	Thin $\text{Hf}_x\text{Ti}_y\text{Si}_z\text{O}$ Films with Varying Hf to Ti Contents as Candidates for High-k Dielectrics <i>A.G. Bauer, A. Paskaleva, M. Lemberger, L. Frey and H. Ryssel</i>	125
16	Properties of HfTa_xO_y High-K Layers Deposited by ALCVD <i>C. Zhao, Z. M. Rittersma, J. G. M. Van Berkum, J. H. M. Sniijders, A. Hendriks, P. Breimer, P. Graat, J. W. Maes, H. Witters, V. V. Afanas'ev, E. Tois, M. Tuominen, M. Caymax, S. De Gendt and M. Heyns</i>	133
17	Properties of the Interfacial Layer in the High-k Gate Stack and Transistor Performance <i>G. Bersuker, J. Peterson, J. Barnett, A. Korkin, J.H. Sim, R. Choi, B. H. Lee, J. Greer, P. Lysaght and H.R. Huff</i>	141
18	CVD of Hafnium Silicate Thin films for Advanced Gate Applications <i>R. Sharangpani, S. Muthukrishnan, S. Kher, P. Narwankar, T. Goyani, Y. Ma, K. Ahmed and G. Conti</i>	146

19	1/f Noise Performance of n-MOSFETs with Hf-Based Gate Dielectrics <i>P. Srinivasan, E. Simoen, L. Pantisano, C. Claeys and D. Misra</i>	151
20	Effect of Precursor Pulse Time on Charge Trapping and Mobility of ALD HfO ₂ <i>M. Akbar, N. Moumen, J. Peterson, J. Barnett, M. Hussain and J.C. Lee</i>	161
Section IV		
Advanced MOS Gate Electrodes		
21	The Enhancement of Poly Activation by Laser Annealing <i>Y. Chen, A. Jain, J. Hu, D. Mercer, J. Hebb, D. Upadhyaya and Y. Wang</i>	171
22	Pulsed Excimer Laser Annealing for Meeting Near-Term Gate-Stack Process Challenges <i>H.Y. Wong, H. Takeuchi, A. Padilla, T.-J. King, M. Ameen and A. Agarwal</i>	179
23	Metal Wet Etch Process Development for Dual Metal Gate CMOS Using Standard Industry Tools <i>M. M. Hussain, N. Moumen, J. Barnett, J. Sauters, D. Baker, M. Akbar and Z. Zhang</i>	188
24	Effect of Thin Metal Layers on the Work Function of Polysilicon-Metal Electrode Stacks <i>H. Alshareef, H.-C. Wen, K. Choi, R. Harris, P. Lysaght, H. Luan, P. Majhi and B.H. Lee</i>	198
25	Atomic Vapor Deposition of Ru and RuO ₂ Thin Film Layers for Metal Gate Applications <i>C. Manke, O. Boissière, P. Baumann, J. Lindner and M. Schumacher</i>	207
26	Tantalum-based Gate Electrode Metals for Advanced CMOS Devices <i>J. C. Hooker, R.J.P. Lander, F. N. Cubaynes, T. Schram, F. Roozeboom, J. van Zijl, M. Maas, F.C. van den Heuvel, E. Naburgh, J. G. M. van Berkum, Y. Tamminga, T. Dao, K. Henson, M. Schaekers, A. van Ammel, Z. Tokei, M. Demand, C. Dachs (Invited Paper)</i>	215
27	Materials Issues of Ni Fully Silicided (FUSI) Gates for CMOS Applications <i>J. A. Kittl, A. Lauwers, M. A. Pawlak, C. Demeurisse, K. G. Anil, A. Veloso, M. J. H. van Dal, T. Schram, B. Brijs, M. Kaiser, S. Kubicek, J. Cunniffe, R. Verbeeck, C. Vrancken, S. Biesemans and K. Maex</i>	225

28	Self-aligned PtSi Fully Silicided (FUSI) Metal Gates for 45 nm CMOS Applications <i>M.J.H. van Dal, A. Lauwers, J. Cunniffe, R. Verbeeck, C. Vrancken, C. Demeurisse, T. Dao, Y. Tamminga, A. Veloso, J.A. Kittl and K. Maex</i>	233
29	Influence of Activation Annealing and Silicidation Process on as Redistribution and Pile-up at the Ni ₃ Si ₂ /SiO ₂ Interface <i>M. Pawlak, J. A. Kittl, T. Janssens, A. Lauwers, W. Vandervorst, K. G. Anil, T. Schram, A. Veloso, M.J. H. van Dal, K. Maex and A. Vantomme</i>	241
30	Study of Stress Evolution during Full Silicidation for Gate Stacks <i>C. Torregiani, J. A. Kittl, S. Capponi, G. Vanhoyland, S. Brongersma, A. Lauwers, P. Van Houtte and K. Maex</i>	249
Section V		
MOS Gate Stacks with High-κ Dielectrics and Metal Gate Electrodes		257
31	New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond <i>B.-Y. Nguyen, A. Thean, D. Zhang, T. White, M. Sadaka, D. Triyoso, J. Schaeffer, B. Goolsby, V. Dhandapani, T. Nguyen, V. Vartanian, L. McCormick, D. Theodore, S. Zollner, Q. Xie, X.-D. Wang, M. Canonico, M. Kotte, Z. Shi, L. Mathew, M. Zavala, C. Parker, H. Collard, J. Hildreth, L. Prabhu, R. Rai, S. Murphy, P. Montgomery, S. Kalpat, M. Ramon, A. Demkov, B. Taylor, D. Gilmer, V. Adams, J. Jiang, J. Chen, C.-H. Chang, V. Kaushik, L. Chandna, M. Sadd, A. Barr, A. Vandooren, D. Pham, M. Mendicino, J. Cheek, H. Tseng, B. White, P. Tobin, M. Orłowski, S. Venkatesan, and J. Mogab (Invited Paper)</i>	259
32	Metal Gated Self-aligned Gate-forward nMOSFET with ≤ 0.8 nm EOT Fabricated by <i>In-Situ</i> Ar/O ₂ Plasma Oxidation of PVD Hf <i>S. Koveshnikov, W. Tsai, M. Zhang, C. Choi and J. Lee</i>	274
33	ALD of Advanced High-k and Metal Gate Stacks for MOS Devices <i>J. Gutt, S. Gopalan, G. A. Brown, P. D. Kirsch, J. J. Peterson, M. Gardner, H.-J. Li, P. Lysaght, H. N. Alshareef, K. Choi, C. Huffman, H. C. Wen, P. Majhi, B. H. Lee, H. Chatham, S. Park, S. Lanee, L. Bartholomew and Y. Senzaki (Invited Paper)</i>	282
34	Improving CMOS performance by AVD [®] grown high-k dielectrics and advanced metal electrodes <i>U. Weber, O. Boissière, J. Lindner, M. Schumacher, P. Lehnen, C. Manke, S. Van Elshocht, M. Caymax, V. Cosnier and T. McEntee</i>	293

35	New Developments in Schottky Source/Drain High-k/Metal Gate CMOS Transistors <i>M.-F. Li, S. Lee, S. Zhu, R. Li, J. Chen, A. Chin and D.L. Kwong (Invited Paper)</i>	301
36	Nb and NbN Metal Gates for Gate Stacks with High-k Dielectrics <i>M. Schmidt, A. Ludsteck, F. Wiest, J. Schulze and I. Eisele</i>	311
37	Electron Mobility Dependence of W/HfO ₂ Gate Stacks on Interfacial Layer Preparation <i>A. Callegari, P. Jamison, S. Zafar, D. Lacey, F. McFeely, J. Shepard, E.P. Gusev, E. Cartier and R. Jammy</i>	319
38	Structural and Electrical Properties of CVD-WNx Thin Films Deposited on High-K Materials <i>S. Allegret, G. Rolland, E. Guidotti, H. Yamasaki, P. Holliger, F. Pierre and F. Martin</i>	324
39	Characterization of Laminated CeO ₂ -HfO ₂ High-k Gate Dielectrics Deposited by Pulsed Laser Deposition <i>K. Karakaya, A. Zinine, J.G.M. van Berkum, P. Graat, M.A. Verheijen, Z.M. Rittersma, G. Rijnders and D.H.A. Blank</i>	331
40	Properties of Ru/Hf _x Si _{1-x} O _y /Si MOS Gate Stack Structures grown by MOCVD <i>K. Fröhlich, R. Lupták, K. Hušeková, K. Čičo, M. Ťapajna, U. Weber, P.K. Baumann and J. Lindner</i>	339
41	Interstitial Oxygen Defect at Si Surface on Electrical Characteristics of High-κ Gated MOS Devices <i>K. S. Chang-Liao, C. L. Cheng and T. K. Wang</i>	347
42	High Purity Iridium Thin Films Depositions Using the Inorganic IrF ₆ <i>C. Dussarrat and J. Gatineau</i>	354
43	Investigation of Nitrided Hafnium Silicates for High-κ Dielectrics Using Photoelectron Spectroscopy <i>A. Mathew, K. Demirkan, R.L. Opila, C.-G. Wang, J. W. Maes and G. Wilk</i>	360
44	Charge Trapping in Metal Gate/High-K MOSFETS during Substrate Injection <i>P. Srinivasan, N. A. Chowdhury, A. Peralta, D. Misra, R. Choi and B. H. Lee</i>	366
45	Short Channel Schottky Barrier TFTs with Metal Gate and High Dielectric Constant Gate Dielectric <i>C.-F. Huang and B.Y. Tsui</i>	376

46	Novel Dual Metal Gate Technology Using Mo-MoSi _x for Advanced MOS Device Applications <i>T.-L. Li, W.-L. Ho, H. C.-H. Wang and C.-Y. Chang</i>	383
47	Evaluation of Ruthenium Precursors for Thin-Film Applications <i>C. A. Hoover, D. M. Thompson, J. E. Geary, J. P. Natwora, Jr., M. M. Litwin and J. Peck</i>	389
48	ALD Analyses of HfCl ₄ + O ₃ and HfCl ₄ + H ₂ O by Mass Spectroscopy <i>M.-S. Kim, S. Rogers, Y.-S. Kim, J.-H. Lee and H.-K. Kang</i>	397
49	Characteristics of Hf(Si ₂ O ₅) Gate Dielectrics as a Function of Hf Content <i>K. Chang, J. Shallenberger, F.-M. Chang, K. Shanmugasundaram, P. Roman, P. Mumbauer, and J. Ruzyllo</i>	404
50	Characterization of the Effect of High-k Process Conditions on the Performance of Flash Memory by a DOE Method <i>J. Jeon, H. Shiraiwa, T. Orimoto, W. Zheng, Y. Suh, M. Ding, S. Chan, H. Sachar, S. Torii, L. Xue, M. Randolph, B. Ogle, and P. Raisanen</i>	411
51	Structural and Electrical Characterization of Zirconium Oxide Thin Films Deposited by MOCVD <i>M. Lisker, M. Silinskas, S. Matichyn, R. Dargis, B. Kalkofen and E.P. Bulte</i>	418
52	Improvement of Electrical Properties of High-K Strontium Tantalate Films for Gate Dielectric Applications <i>M. Lisker, M. Silinskas, B. Kalkofen and E. P. Bulte</i>	426
Section VI		
MOSFETs with Ge, Strained Si, and Strained SiGe Channels I		
53	Optimizing Channel Strain and Dislocations in PMOS Transistors with Local Epitaxial SiGe <i>P.R. Chidambaram, S. Chakravarthi and C. Machala (Invited Paper)</i>	437
54	Suppressed Boron Diffusion in Bulk Silicon below Strained (100) Si _{1-x} Ge _x Surfaces during Nitrogen Annealing <i>M. S. Carroll, Y. S. Suh and R. Levy</i>	446
55	Germanium-on-Si MOSFETS with HfO ₂ Gate Dielectric <i>J. P. Donnelly, J. Chen, S. Joshi, D. Q. Kelly, D. Ahmad, S. Dey, S. Guha and S. K. Banerjee (Invited Paper)</i>	455

56	Dopants for n and p Junctions in Germanium <i>A. Satta, E. Simoen, M. Meuris, T. Janssens, T. Clarysse, C. Demeurisse, I. Hoflijck and W. Vandervorst</i>	468
57	High-k Dielectric Growth on Germanium by Atomic Layer Deposition <i>A. Rahtu, K. Ralli, M. Putkonen, M. Tuominen and S. Haukka</i>	476
Section VII		
MOSFETs with Ge, Strained Si, and Strained SiGe Channels II		
58	Strained CMOS Technology with Ge <i>P. S. Chen, M. H. Lee, S. W. Lee, C. W. Liu and M.-J. Tsai (Invited Paper)</i>	487
59	Strain Effects on Transient Enhanced Diffusion and Deactivation of Arsenic Implanted in Silicon <i>G. D. M. Dilliway, A. J. Smith, J. J. Hamilton, L. Xu, P. J. McNally, G. Cooke, H. Kheyrandish and N. E. B. Cowern</i>	497
60	Thermal Processing and Mobility in Strained Heterostructures on Insulator <i>I. Aberg, C. N. Chleirigh and J. L. Hoyt (Invited Paper)</i>	505
61	Impact of Recessed S/D SiGe Integration Parameters on Device Performance <i>L. Washington, F. Nouri, P. Verheyen, V. Moroz, M. Kawaguchi, Y. Kim, A. Samoilo, and M. Jurczak</i>	515
62	Suppression of Interfacial Reactions in Tungsten /Hafnia /Germanium Structure by Water Vapor Discharge <i>K. Muraoka</i>	523
63	Thermal Stability of a Novel Graded Layer for Relaxed SiGe/Si Heteroepitaxy <i>L.H. Wong, C.C. Wong, C. Ferraris, T.J. White, J.P. Liu, L. Chan, D.K. Sohn and L.C. Hsia</i>	529
64	Si:C Epitaxial Wafer for Improved Sub-100nm CMOS Transistor Performance <i>R. Standley, M. Mansoori, D. Miles, S. Chakravarthi, M. Seacrist, R. Wise, T. Torack and M. Ries</i>	535

65	Initial Oxidation of Si-Ge Alloy Materials: The Use of Sub-bonded States as an Indicator of the Interfacial Processes <i>R.J. Jaccodine and S.J. Kilpatrick</i>	542
66	Suppressed Leakage in Low Temperature RTA (700°C 30s) Junctions with Buried Epitaxial Si _{1-x} C _y <i>C. F. Tan, H. Lee, J. P. Liu, E. Quek, L. Chan and E. F. Chor</i>	554
67	High Spatial Resolution Mapping of Strain Induced by the Geometry Configuration in Nanoscaled Devices <i>S.L. Toh, K.P. Loh, K.S. See, C.B. Boothroyd, K. Li, W.S. Lau, C.H. Ang and L. Chan</i>	562
68	<i>In-Situ</i> Observation of Metal-induced Crystallization of Amorphous Si _{0.8} Ge _{0.2} Thin Films <i>C. H. Yu, W. W. Wu and L. J. Chen</i>	569
Section VIII		
Contacts and Source/Drain Junctions		
69	Highly Scalable PVD/CVD-Cobalt Bilayer Salicidation Technology for sub-50nm CMOSFETs <i>J.-H. Yun, H.-S. Kim, S.-W. Jung, E. J. Jung, B.-H. Kim, G. H. Choi, S. T. Kim, U-In Chung and J.-T. Moon</i>	577
70	Reactive Diffusion in the Ni-Si System: Influence of Ni Thickness on the Phase Formation Sequence <i>C. Coia, C. Lavoie, F. M. d'Heurle, P. Desjardins, C. Detavernier, and A. J. Kellock (Invited Paper)</i>	585
71	The Reaction of Ni with SiGe: An Overview and Some New Considerations <i>S.-L. Zhang (Invited Paper)</i>	597
72	Nickel Thin Film Deposition Using Ni(PF ₃) ₄ for LSI Electrode <i>M. Ishikawa, H. Machida, A. Ogura and Y. Ohshita</i>	612
Author Index		
621		
Subject Index		
629		